

Z80 MICROCOMPUTER SYSTEM

EUROCRATIC MOS

Since setting up its MOS department in 1966, SGS-ATES has led the way in European MOS technology.

Between the major landmarks of the first European-designed MOS calculator in 1968 and the F8 microprocessor in 1977, we brought you a full range of memories: 1K static and 4K dynamic RAMs, a 1K x 8 EPROM, a 1K x 8 ROM..... and now we bring you the Z-80.

Not only the Z-80 but a team of experts dedicated to the development of the Z-80 device family, Z-80 systems, applications and interface devices.

Moreover, we've set up a comprehensive European network of "local" microcomputer application centres packed with the most up-to-date equipment available, staffed with highly-experienced software engineers and located in UK, Sweden, Italy, France and Germany.

SGS-ATES and Zilog: a vast reserve of know-how and resources committed to the advancement of microprocessors - stay with us and be part of the Z-80 conquest.

TM: Z80 is a registered trademark of Zilog. Inc.

Z 80 **Z80A**

Z-80 MICROCOMPUTER PRODUCT LINE

Introduction

The 2.80 LSI component set includes all of the logic circuits necessary for the user to build high performance microcomputer systems with virtually no external logic and an absolute minimum number of lowest cost standard memory components. The Z-80 component set is backed by advanced software, a disk based hardware/software development system and complete training and support. The entire Z-80 product line has been developed as a single, highly integrated entity to insure that the user can develop his system quickly and still obtain all the performance advantages of the Z-80 component set.

High System Throughput

The architecture of the Z-80 CPU includes a superset of 158 instructions, with more internal registers and addressing modes than second generation microcomputers and extremely fast interrupt response time. All of these features mean that in any given amount of time the Z-80 can perform far more work (processor throughput) than any other micro-computer system available today. This throughput advantage allows users to continually expand the features and capabilities of their systems without increasing hardware costs.

Low Memory Costs

One of the major features of the Z-80 CPU is that it greatly reduces system memory costs. The expanded set of I 58 software instructions results in a tremendous reduction in the memory required for any typical application. In addition, the Z-80 CPU provides all refresh and timing signals to directly drive dynamic memories so that the Z-80 LSI components can interface to most standard 4K dynamic memories with virtually no external logic. The Z-80 CPU uses a technique whereby the memory address is generated very early in memory cycles, permitting the high speed Z-80 CPU to operate with standard speed memories, again reducing system memory costs. The Z-80 CPU was designed to operate with standard memory products from any source since these devices will always be less expensive than custom memories designed for any particular microcomputer.

Low I/O Costs

The Z-80 LSI component set includes four general purpose programmable I/O circuits that contain all of the logic required to implement fast I/O transfers with minimal CPU overhead. These circuits have a built-in ripple priority interrupt control circuit (the device closest to the CPU has the highest priority) and all the logic necessary for nesting of interrupts to any level. Using the programmable features of these circuits, the user can configure the devices to interface with a wide range of peripheral devices with virtually no other external logic. These features make the peripheral device controllers in a Z-80 system much simpler and therefore lower in cost.

Low System Hardware Costs

The Z-80 component set requires very little support circuitry. All devices require a single $+5$ volt power supply and a single phase TTL clock. In addition, all control signals are directly compatible with I/O and memory devices so that system control circuits are not required. External interrupt control circuits are not required since these are included in every Z-80 I/O circuit. DMA circuits are generally not required due to an extremely fast interrupt response and powerful I/O block transfer capability within the CPU.

Low Development Costs

SGS-ATES offers more than a fully integrated line of LSI components. Everything is provided that is necessary for the user to easily develop his own proprietary system using the Z-80 components. This includes complete software packages, disk based development systems and training. For example, the expanded Z-80 software instruction set coupled with the easy to learn Z-80 assembly language and reference cards make assembly language programming much easier than previously possible. For larger programs, PL/Z may be used to speed up the development cycle, to enhance program documentation and to improve program maintainability.

CONTENTS

Z.8O MICROCOMPUTER SUMMARY

Central Processor Unit/Z-80-CPU

- \square Single chip, N-channel processor
- \Box 158 instructions Includes all 78 of the $8080A$ instructions with *total* software compatibility. New instructions include 4-, 8 and 16-bit operations with more useful addressing modes.
- \Box 17 internal registers (more than twice the 8080A registers), including two real index registers.
- \Box Three modes of fast interrupt response plus
a nonmaskable interrupt.
- \square Directly interfaces standard speed static or dynamic memories with virtually no external
- \Box 1.6 μ s instruction execution speed.
- \Box Single 5V supply and single-phase TTL Clock.
- \Box Out-performs any other microcomputer in 4-4-, 8-, l6-bit applications.
- \square Requires 25% to 50% less memory space than the 8080A CPU.
- \Box Up to 500% more throughput than the 8080A.
- \square TTL compatible tri-state data and address busses.

Interface and Control Circuits Parallel Input/Output Controller/Z-80-PIO

Programmable circuit that allows for a direct interface to a wide range of parallel interface peripherals without other external logic.

Serial Input/Output Controller/Z-80-SIO

Programmable circuit that allows for a direct interface to a wide range of serial interface peripherals without other external logic.

Counter Timer Circuit/Z-80-CTC

Contains four independent programmable counter timer circuits for control of real time events.

Direct Menory Access Controller/Z-80-DMA

Programmable circuit that can directly transfer data between the SIO or PIO and memory on a CPU cycle steal basis.

All Z-80 controllers have built in nested priority interrupt control and fast interrupt response capability (up to 6 times faster than

All Z-80 controllers monitor peripheral status to eliminate any type of CPU polling.

Z.8O COMPONENTS Introduction

The SGS-ATES third generation microoomputer components are the most advanced and comprehensive set of LSI microcomputer products available today. The major components in the Z-80 product line are an extremely high performance central processing unit (CPU), a programmable parallel input/output controller (PIO), a programmable serial input/output controller (SIO), a versatile counter timer circuit (CTC) and a high speed direct memory access controller (DMA).

All of the Z-80 components utilize the industry standard N-channel silicon gate technology to provide the highest density at the lowest cost. Depletion load technology is also used to provide high performance with a single 5V power supply.

The CPU, PIO, SIO and DMA are packages in standard 40-pin DIPs; the CTC cornes in a standard 28-pin DIP. All require only a single 5V power supply plus the Z-80 single-phase TTL level clock.

Z-80 CPU

The Z-80 CPU is an extremely powerful, third generation CPU which incorporates a number of maior features over the standard 8080A CPU while retaining total software compatibility. Major improvements include: \square More than twice as many registers on the CPU chip, including two real index registers \Box Many more addressing modes \Box More than twice as many instructions D Three modes of extremely fast interrupt response \Box A separate non-maskable interrupt to a fixed location.

Another unique feature of the Z-80 CPU is its ability to generate all of the control signals for standard memory circuits. Static memories can be interfaced using only an external address decoder for chip selects. In addition the Z-80 CPU provides all of the refresh control for dynamic memories, and the Z-80 control bus timing signals are directly compatible with all widely used, standard speed, 18- and 22-pin 4K RAMs (16-pin 4K RAMs require only an external address multiplexer). Thus dynamic RAMs can be interfaced with virtually no additional external logic. This proyides the user with the ability to easily interface to the lowest cost dynamic memories without reducing CPU operational speed.

By selecting the best standard memory for a given application, the user can reduce his product manufacturing costs, and the product development expenses will also be much lower.

The Z-80 CPU is designed to be totally software compatible with the standard 8080A microprocessor to facilitate the user's transition to the Z-80. By using the Z-80 component set and the most economical memory for the particular application, the user need only relayout any 8080 based design and use any existing software programs to obtain an immediate and very significant reduction in system hardware costs. A major advantage is that the same ROMs that are used in the 8080 system can be used in the Z-80 system. At a later date the software programs can be upgraded. taking advantage of the powerful Z-80 instruction set and the full capability of the Z-80 component set to obtain increased performance and even further cost reduction for memory components.

The Z-80 CPU is an extremely fast and versatile device. Full instruction cycle times for non-memory reference instructions are $1.6 \mu s$ and the CPU responds to interrupts very rapidly (the 8080 requires up to 6 times as long to respond, and uses more than twice as much memory storage). This fast interrupt response, in conjunction with new I/O block transfer instructions, allows the CPU to directly control many peripherals without the costly use of DMA hardware and it greatly reduces the size of software routines required for peripheral control, again saving memory space and costs.

Probably the most important feature of the Z-80 microprocessor family is its repertoire of 158 software instructions. The original ⁷⁸ instructions of the 80804 CPU are included using the same OP codes; thus, the Z-80 can execute 8080 or 8080A programs stored in existing ROMs. The Z-80 new software instructions provide an expanded capability for the user, such as: \Box Additional addressing modes, including indexed and relative \Box Memory to memory block transfers and searches \Box Bit manipulation and testing in any register or memory location \Box Many new I/O instructions, including block I/O transfers \Box A wide range of memory or register rotates and shifts (logical and arithmetic) \Box Expanded 16-bit arithmetic \square Expanded BCD arithmetic.

Z80 Z80A

Parallel Input/Output (PIO)

The Z-80 PIO circuit uses an advanced interrupt driven, program controlled I/O transfer technique for easy handling of virtually any peripheral with a parallel interface. Without other logic, the PIO can interface most line printers, paper tape readers or punchers, card readers, keyboards, electronic typewriters and other similar devices.

The PIO contains all of the interrupt control logic necessary for nested priority interrupt handling with very fast response time. Thus additional interrupt control circuits are not needed and servicing time is minimized. The parallel I/O can handle two high speed I/O ports, and it interrupts the CPU after each I/O transfer is complete.

The PIO circuit include two independent ports, each with eight I/O lines and two handshake lines which are programmed by the CPU to operate in one of four modes: \Box Byte output with interrupt driven handshake \Box Byte input with interrupt driven handshake \Box Bidirectional byte bus with interrupt driven handshake \Box Control mode wherein any bit can be programmed as an input or output.

A major feature of the PIO is its ability to generate an interrupt on any bit pattern at the I/O pins, thus eliminating the need for the processor to constantly test I/O lines for a particular peripheral status condition. This feature greatly enhances the ability of the processor to easily handle peripherals, while also reducing software overhead.

Serial Input/Output (SIO)

The SIO circuit is a programmable I/O device similar in concept to the PIO, except that it is designed to handle peripherals with a serial data interface such as floppy disks, CRTs and communication terminals. Each SIO circuit can handle a full duplex serial I/O channel. The device will handle data that is asynchronous with 5- to 8-bit characters and with $1, 1\frac{1}{2}$ or 2 stop bits. The SIO will handle 5- to 8-bit synchronous data including IBM BiSync and SDL communication channels. CRC generation and parity checking are also included.

Counter Timer Circuit (CTC)

The CTC circuit contains four versatile clocks, each with its own nested priority interrupt control. All clocks have a minimum resolution of $8\mu s$ and can generate interrupts in the range of $8\mu s$ to 32 ms. The circuit may also be used in a mode in which it counts external events. Another major feature is that an interrupt can be programmed to occur after the occurrence of an external event. The four timing circuits greatly ease the CPU software handl' ing requirements for many real-time control applications. For example, the CTC allows the implementation of a very low-cost TTY or CRT I/O port, and simple sector control of floppy disk subsystems.

Direct Memory Access Controller (DMA)

The DMA circuit is provided for those applications in which data must be transferred directly into memory at a very high rate rather than going through the central processor unit. This circuit is not needed for most applications due to the fast interrupt response and block transfer capabilities of the Z-80 CPU. However, in large systems applications with many high speed peripherals, such as floppy disks, communications channels, etc., the DMA circuit can greatly improve system performance by totally controlling block transfers between I/O circuits and the system memory.

The DMA circuit contains all control for four I/O circuits including a block length counter and a memory address pointer. The circuits also have a ripple priority chain so that virtually any number of DMA channels can be implemented. The DMA circuit communicates directly between the I/O circuits and the system memory after obtaining a DMA acknowledge signal from the CPU.

The SGS-ATES Z80 product line is a complete set of microcomputer components, development systems and support software. The Z80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

Product Specification

The Z80 and Z80A CPU's are third generation single chip microprocessors with unrivaled computational power. This increased computational power results in higher system through-put and more efficient memory utilization when compared to second generation microprocessors. In addition, the Z80 and Z80A CPU's are very easy to implement into a system because of their single voltage requirement plus all output signals are fully decoded and timed to control standard memory or peripheral circuits. The circuit is implemented using an N-channel, ion implanted, silicon gate MOS process.

Figure 1 is a block diagram of the CPU, Figure 2 details the internal register configuration which contains 208 bits of Read/Write memory that are accessible to the programmer. The registers include two sets of six general purpose registers that may be used individually as 8-bit registers or as 16-bit register pairs. There are also two sets of accumuator and flag registers. The programmer has access to either \bullet 1.0 μ s instruction execution speed. set of main or alternate registers through a group of exchange instructions. This alternate set allows foreground/ background mode of operation or may be reserved for very fast Interrupt response. Each CPU also contains a 16-bit stack pointer which permits simple implementation of

multiple level interrupts, unlimited subroutine nesting and simplification of many types of data handling.

The two 16-bit index registers allow tabular data manipulation and easy implementation of relocatable code. The Refresh register provides for automatic, totally transparent refresh of external dynamic memories. The I register is used in a powerful interrupt response mode to form the upper ⁸ bits of a pointer to a interrupt service address table, while the interrupting device supplies the lower 8 bits of the pointer. An indirect call is then made to this service address.

FEATURES

- Single chip, N-channel Silicon Gate CPU.
- 158 instructions-includes all 78 of the 8080A instructions with total software compatibility. New instructions include 4-, 8- and 16-bit operations with more useful addressing modes such as indexed, bit and relative. • 17 internal registers.
- o Three modes of fast interrupt response plus a non-
- maskable interrupt. . Directly interfaces standard speed static or dynamic
- memories with virtually no external logic.
-
- . Single 5 VDC supply and single-phase 5 volt Clock.
- . Out-perfoms any other single chip microcomputer in 4-, 8-, or l6-bit applications.
- \bullet All pins TTL Compatible
- . Built-in dynamic RAM refresh circuitry.

Fis. 1 - 280, ZSOA CPU BLOCK DIAGRAM

 \sim 1

Z 80-CPU Z 80A-CPU

Pin Description

Output, active low. RFSH indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to do a refresh read to all dynamic memories.

Output, active low. HALT indicates that the CPU has executed a HALT software instruction and is awaiting either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.

Input, active low. WAIT indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active.

Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled

Input, active low. The non-maskable interrupt request line has a higher priority than INT and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. NMI automatically forces the Z-80 CPU to restart to location 0066H

Input, active low. RESET initializes the CPU as follows: reset interrupt enable flip-flop, clear PC and registers I and R and set interrupt to 8080A mode. During reset time, the address and data bus go to a high impedance state and all control output signals go to the inactive state.

Input, active low. The bus request signal has a higher priority than NMI and is always recognized at the end of the current machine eycle and is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these busses.

Output, active low. Bus acknowledge is used to indicate to the requesting device Acknowledge) that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals

Timing Waveforms

INSTRUCTION OP CODE FETCH

The program counter content (PC) is placed on the address bus immediately at the start of the cycle. One half clock time later $\overline{\text{MREO}}$ goes active. The falling edge of MREO can be used directly as a chip enable to dynamic memories. RD when active indicates that the memory data should be enabled onto the CPU data bus. The CPU samples data with the rising edge of the clock state T_2 . Clock states T_3 and T_4 of a fetch cycle are used to refresh dynamic memories while the CPU is internally decoding and executing the instruction. The refresh control signal RFSH indicates that a refresh read of all dynamic memories should be accomplished.

Z 80-CPU

Z 80A-CPU

MEMORY READ OR WRITE CYCLES

Illustrated here is the timing of memory read or write cycles other than an OP code fetch $(M_1 \text{ cycle})$. The $\overline{\text{MREO}}$ and RD signals are used exactly as in the fetch cycle. In the case of a memory write cycle, the MREO also becomes active when the address bus is stable so that it can be used directly as a chip enable for dynamic memories. The \overline{WR} line is active when data on the data bus is stable so that it **RD** can be used directly as a R/W pulse to virtually any type of \overline{w} semiconductor memory.

INPUT OR OUTPUT CYCLES

Illustrated here is the timing for an I/O read or I/O write operation. Notice that during I/O operations a single wait state is automatically inserted (Tw^*) . The reason for this is that during I/O operations this extra state allows sufficient time for an I/O port to decode its address and activate the WAIT line if a wait is required.

INTERRUPT REQUEST/ACKNOWLEDGE CYCLE

The interrupt signal is sampled by the CPU with the rising edge of the last clock at the end of any instruction. When an interrupt is accepted, a special M_1 cycle is generated. During this M_1 cycle, the $\overline{1ORO}$ signal becomes $\frac{1}{100}$ active (instead of MREQ) to indicate that the interrupting device can place an 8-bit vector on the data bus. Two wait states (Tw*) are automatically added to this cycle so that a M ripple priority interrupt scheme, such as the one used in the Z80 peripheral controllers, can be easily implemented.

6

Z 80A-CPU **Z 80-CPU**

Instruction Set

il F =-

ALU₁ kR_{11}

=

PLAG j

 \ddot{x}

LANEOU

! 2

E z ! -

 \equiv 8-bit signed 2's complement displacement used in telative jumps and indexed addressing

 \equiv any 8-bit general purpose register (A, B, C, D, E,

notation these are 0,8, 16,24,32,40,48 and 56

The following is a summary of the Z80, Z80A instruction d set showing the assembly language mnemonic and the sym-dd bolic operation performed by the instruction. A more detailed listing appears in the 280-CPU technical manual. and assembly language programming manual. The instructions are divided into the following categories: d = any 8-bit destination register or memory location dd = any 16-bit destination register or memory location e = 8-bit signed 2's complement displacement used in $L \equiv 8$ special call locations in page zero. In decimal $n \equiv$ any 8-bit binary number
 $nn \equiv$ any 16-bit binary numbe

ln the table the following terminology is used.

 $b \equiv a \text{ bit number in any } 8 \text{-bit register or memo}$ location

-
-
-
- $\begin{array}{ll}\n\text{Eq} & \text{Equation code} \\
\text{NZ} & \text{m zero} \\
\text{Z} & \text{d} & \text{d} \\
\text{NC} & \text{d} & \text{d} \\
\text{C} & \text{d} & \text{d} \\
\text{P} & \text{d} & \text{d} \\
\text{P} & \text{e} & \text{P} \\
\text{P} & \text{d} & \text{d} \\
\text{P} & \text{f} & \text{d} \\
\text{M} & \text{d} & \text{d} \\
\text{P} & \text{e} & \text{P} \\
\text{M} & \text{d} & \text{d} \\
\text{S}$

 $d \equiv (HL)$.

 $s \equiv (BC)$.

 $d \equiv (BC)$.

 $dd \equiv BC$. HL , SP , I $dd \equiv BC$. HL . SP . l

HL. SP. IX. IY $ss = HL$. IX . IY $ss = BC, DE$. HL, AF. IX, IY $dd = BC, DE$. HL. AF. IX, IY

c J **MORY**

nnv

118-9

CPD CPDR

ADD ^s ADC ^s SUB ^s SBC_s AND ^s ORs XOR ^s

d-r $d \leftarrow n$

 $r \leftarrow s$

 $d \leftarrow A$

 $A \leftarrow s$

 $dd \leftarrow nn$ $dd \leftarrow (nn)$ $(nn) \leftarrow ss$ $SP \leftarrow ss$

 $DE \rightarrow HL$ $AF \rightarrow AF'$ $\begin{pmatrix} BC \\ DE \\ HL \end{pmatrix}$ + $\begin{pmatrix} BC^{\prime\prime} \\ DE \\ HL \end{pmatrix}$

 $(SP-1)$ + ss_H: $(SP-2)$ + ss_I $dd_{\mathbf{I}} \leftarrow (SP); dd_{\mathbf{H}} \leftarrow (SP+1)$

 $(SP) \cdot ss_1$. $(SP+1) \cdot ss_H$ ss = HL, IX, IY

LD_r, s LD_{d.r} LD_{d,n} LD A, s LD d. A

AO-F

> a 3 J 3IT

LD dd, nn LD dd. (nn) LD (nn), ss LD SP, ss $\frac{1}{2}$ PUSH ss POP dd

> EX DE. HL EX AF. AF' **EXX**

 $EX(SP), ss$

 $A-(HL)$, $HL \leftarrow HL-1$ $BC \leftarrow BC-1$ $A-(HL)$. $HL \leftarrow HL-1$ $BC \leftarrow BC - 1$. Repeat until $BC = 0$ or $\overrightarrow{A} = (HL)$

> CY is the carry flag $s \equiv r, n$. (HL) $(IX+e), (IY+e)$

 $A + A + s$ $A + A + s + CY$ $A \leftarrow A - s - CY$

 $A \leftarrow A - S$

 $A + A \wedge s$ $A \leftarrow A \vee s$ $A \leftarrow A \oplus s$

8

XCHANGES

 \circ

Z80-CPU A.C. Characteristics

NOTES.

A. Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when M1 and IORQ are both active.

B. All control signals are internally synchromzed, so they may be totally asynchronous with respect to the cloc

C. The RESET signal must be active for a minimum of 3 clock cycles

D. Output Delay vs. Loaded Capacitance

TA = 70° C Vcc = $+5V \pm 5\%$ Add 10nsec delay for each 50pf increase in load up to a maximum of 200pf for the data bus & 100pf for address & control lines

F. Although static by design, testing guarantees $t_{w(\Phi H)}$ of 200 usec maximum

Load circuit for Output \cdots

Z80A-CPU A.C. Characteristics

 $T_A = 0$ °C to 70°C, $V_{cc} = +5V \pm 5$ %, Unless Otherwise Noted.

NOTES:

A. Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when M1 and IORQ are both active. B. All control signals are internally synchronized, so they may be totally asynchronous with respect

C. The RESET signal must be active for a minimum of 3 clock cycles.

D. Output Delay vs. Loaded Capacitance

D. Output Delay vs. Loaded Capacitance

 $TA = 70^{\circ}C$ $Vcc = +5V \pm 5\%$

Add 10nsec delay for each 50pf increase in load up to maximum of 200pf for data bus and 100pf for address & control lines.

E. Although static by design, testing guarantees $t_{w(\Phi H)}$ of 200 usec maximum

$v(\Phi H)$ ^{+ t}f-65

Load circuit for Output

Z 80-CPU

Z 80A-CPU

A.C. Timing Diagram

Absolute Maximum Ratings

Note: For Z80-CPU all AC and DC characteristics remain the same for the military grade parts except I_{CC}. I_{cc} = 200 mA

 $*$ Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Z80-CPU D.C. Characteristics

 $T_A = 0$ °C to 70°C, $V_{cc} = 5V \pm 5$ % unless otherwise specified

Capacitance

 $T_A = 25^{\circ}C$, $f = 1$ MHz,
unmeasured pins returned to ground

Z 80-CPU Z 80A-CPU

Z80A-CPU D.C. Characteristics

 $T_A = 0$ °C to 70°C, $V_{cc} = 5V \pm 5$ % unless otherwise specified

Capacitance

 $T_A = 25^{\circ}C$, $f = 1$ MHz;
unmeasured pins returned to ground

Z 80-CPU Z 80A-CPU

Z 80-PIO Z 80A-PIO

Package Configuration

ORDERING NUMBERS:

780-CPU D1 for dual in-line ceramic slam package **Z80-CPU B1** for dual in-line plastic package for dual in-line ceramic slam package **Z80A-CPU D1** Z80A-CPU B1 for dual in-line plastic package

MECHANICAL DATA (dimensions in mm)

40-PIN CERAMIC DUAL IN-LINE SLAM PACKAGE

40-PIN PLASTIC DUAL IN-LINE PACKAGE

The SGS-ATES Z80 product line is a complete set of microcomputer components, development systems and support software. The Z-80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

Product Specification

The Z-80 Parallel I/O (PIO) Interface Controller is a programmable, two port device which provides TTL compatible interfacing between peripheral devices and the Z80-CPU. The Z80-CPU configures the Z80-PIO to interface with standard peripheral devices such as tape punches, printers, keyboards, etc.

Structure

- N-Channel Silicon Gate Depletion Load technology
- -40 Pin DIP
- Single 5 volt supply
- Single phase 5 volt clock
- Two independent 8-bit bidirectional peripheral interface ports with "handshake" data transfer control

Features

- Interrupt driven "handshake" for fast response
- Any one of the following modes of operation may be
	- selected for either port: Byte output Byte input

Byte bidirectional bus (available on Port A only) **Bit Mode**

- Programmable interrupts on peripheral status conditions.
- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic.
- Eight outputs are capable of driving Darlington transistors.
- All inputs and outputs fully TTL compatible.

PIO Architecture

A block diagram of the Z80-PIO is shown in figure 3. The internal structure of the Z80-PIO consists of a Z80-CPU bus interface, internal control logic, Port A I/O logic, Port B I/O logic, and interrupt control logic. A typical application might use Port A as the data transfer channel and Port B for the status and control monitoring.

The Port I/O logic is composed of 6 registers with "handshake" control logic as shown in figure 4. The registers include: an 8-bit input register, an 8-bit output register, a 2-bit mode control register, an 8-bit mask register, an 8-bit input/output select register, and a 2-bit mask control register. The last three registers are used only when the port has been programmed to operate in the bit mode.

Input/Output Request from 280-CPU (input,

Register Description

Mode Control Register-2 bits, loaded by CPU to select the operating mode: byte output, byte input, byte bidirectional bus or bit mode.

Z 80-PIO Z 80A-PIO

- Data Output Register-8 bits, permits data to be transferred from the CPU to the peripheral.
- Data Input Register-8 bits, accepts data from the peripheral for transfer to the CPU.
- Mask Control Register-2 bits, loaded by the CPU to specify the active state (high or low) of any peripheral device

interface pins that are to be monitored and, if an interrupt should be generated when all umasked pins are active (AND condition) or, when any unmasked pin is active (OR condition).

- Mask Register-8 bits, loaded by the CPU to determine which peripheral device interface pins are to be monitored for the specified status condition.
- Input/Output Select Registir-8 bits, loaded by the CPU to allow any pin to be an output or an input during bit mode operation.

Fig. 4 - A TYPICAL PORT I/O BLOCK DIAGRAM

System Clock (input) B RDY

Z80-PIO Pin Description

active low)

active low)

Timing Waveforms

OUTPUT MODE

An output cycle is always started by the execution of an output instruction by the CPU. The WR pulse from the (PU latches the data from the CPU data bus into the selected port's output register. The write pulse sets the ready flag after a low going edge of Φ , indicating data is available. Ready stays active until the positive edge of the strobe line is received indicating that data was taken by the peripheral. The positive edge of the strobe pulse generates an $\overline{\text{INT}}$ if the interrupt enable flip flop has been set and if this device has the highest priority.

INPUT MODE

I

When STROBE goes low data is loaded into the selected port input register. The next rising edge of strobe activates INT if interrupt enable is set and this is the highest priority requesting device. The fotlowing falling edge of Φ resets Ready to an inactive state, indicating that the input register is full and cannot accept any more data until the CPU completes a read. When a read is complete the positive edge of \overline{RD} will set Ready at the next low going transition of Φ . At this time new data can be loaded into the PIO.

Timing Waveforms (continued)

BIDIRECTIONAL MODE

This is a combination of modes 0 and 1 using all four handshake lines and the 8 Port A I/O lines. Port B must be set to the Bit Mode. The Port A handshake lines are used for output control and the Port B lines are used for input control. Data is allowed out onto the Port A bus only when A STB is low. The rising edge of this strobe can be used to latch the data into the peripheral.

BIT MODE

The bit mode does not utilize the handshake signals and a normal port write or port read can be executed at any time. When writing, the data will be latched into the output registers with the same timing as the output mode.

When reading the PIO, the data returned to the CPU will be composed of output register data from those port data lines assigned as outputs and input register data from those port data lines assigned as inputs. The input register will contain data which was present immediately prior to the falling edge of RD. An interrupt will be generated if interrupts from the port are enabled and the data on the port data lines satisfy the logical equation defined by the 8-bit mask and 2-bit mask control registers.

INTERRUPT ACKNOWLEDGE

During \overline{MI} time, peripheral controllers are inhibited from changing their interrupt enable status, permitting the INT Enable signal to ripple through the daisy chain. The peripheral with IEI high and IEO low during INTA will place a preprogrammed 8-bit interrupt vector on the data bus at this time. IEO is held low until a return from interrupt (RETI) instruction is executed by the CPU while IEI is high. The 2-byte RETI instruction is decoded internally by the PIO for this purpose.

RETURN FROM INTERRUPT CYCLE

If a Z80 peripheral device has no interrupt pending and is not under service, then its IEO=IEL If it has an interrupt under service (i.e., it has already interrupted and received an interrupt acknowledge) then its IEO is always low, inhibiting lower priority chips from interrupting. If it has an interrupt pending which has not yet been acknowledged, IEO will be low unless an "ED" is decoded as the first byte of a two byte opcode. In this case, IEO will go high until the next opcode byte is decoded, whereupon it will again go low. If the second byte of the opcode was a "4D" then the opcode was an RETI instruction.

After an "ED" opcode is decoded, only the peripheral device which has interrupted and is currently under service will have its IEI high and its IEO low. This device is the highest priority device in the daisy chain which has received an interrupt acknowledge. All other peripherals have IEI=IEO. If the next opcode byte decoded is "4D", this peripheral device will reset its "interrupt under service" condition.

UUUULAUUUAUUURU A BDY $\overline{A STB}$ PORT A $\overline{1817}$ $RSTR$ **BRD** $WR^* = \overline{BD} \cdot CE \cdot \overline{C/D} \cdot IORO$

<u>uuuuuunnannann</u> \overline{M} DATA MATCH $\overline{25}$ $D_A - D$ DATA WORD 1 PLACED ON BUS * Timing Diagram Refers to Bit Mode Read

PIO Programming

LOAD INTERRUPT VECTOR

The Z80-CPU requires an 8-bit interrupt vector be supplied by the interrupting device. The CPU forms the address for the interrupt service routine of the port using this vector. During an interrupt acknowledge cycle the vector is placed on the Z-80 data bus by the highest priority device requesting service at that time. The desired interrupt vector is loaded into the PIO by writing a control word to the desired port of the PIO with the following format.

SELECTING AN OPERATING MODE

When selecting an operating mode, the 2-bit mode control register is set to one of four values. These two bits are the most significant bits of the register, bits 7 and 6; bits 5 and 4 are not used while bits 3 through 0 are all set to 1111 to indicate "set mode."

Y=noused bit

MODE 0 active indicates that data is to be written from the CPU to the peripheral.

- MODE 1 active indicates that data is to be read from the peripheral to the CPU.
- MODE 2 allows data to be written to or read from the peripheral device.

MODE 3 is intended for status and control applications. When selected, the next control word must set the I/O Register to indicate which lines are to be input and which lines are to be output.

 $I/O = 1$ sets bit to input. $I/O = 0$ sets bit to output.

INTERRUPT CONTROL

Bit $7 = 1$

Bit $7 = 0$

Bits $6.5.4$

Bits 3.2.1

Z 80-PIO Z 804-PIO

If the "mask follows" bit is high $(D4 = 1)$, the next control word written to the port must be the mask.

generating an interrup

Only those port lines whose mask bit is a 0 will be monitored for

The interrupt enable flip-flop of a port may be set or reset without modifying the rest of the interrupt control word by the following command.

Z80-PIO A.C. Characteristics

TA = 0° C to 70° C, Vcc = +5 V ± 5%, unless otherwise noted

A. $2.5 t_c > (N-2) t_{\text{DL}} (10) + t_{\text{DM}} (10) + t_{\text{S}} (1 \text{E1}) + TTL$ Buffer Delay, if any

8. M1 must be active for a minimum of 2 clock periods to reset the PIO.

[1] $t_c = ty/(4H) + ty/(4H) + t_r + t_f$

[2] Increase t_{DR (D)} by 10 nsec for each 50 pf increase in loading up to 200 pf max. [3] Increase t_{D1} (D) by 10 nsec for each 50 pf increase in loading up to 200 pf max.

[4] For Mode 2: tw (ST) > ts (PD)
[5] Increase these values by 2 nsec for each 10 pf increase in loading up to 100 pf max

Capacitance

Z80A-PIO A.C. Characteristics

A. 2.5 t_c>(N-2) t_{DL}(IO) + t_{DM}(IO) + t_S (IE)) + TTL Buffer Delay, if any

B. M1 must be active for a minimum of 2 clock periods to reset the PIO.

 $11 \t_{c} = tw (dpH) + tw (dpH) + t_{r} + t_{f}$

[2] Increase t_{DR} (D) by 10 nsec for each 50 pf increase in loading up to 200 pf max.

[3] Increase t_{D1} (D) by 10 nsec for each 50 pf increase in loading up to 200 pf max.

 $[4]$ For Mode 2: tw $(ST) >$ ^tS (PD)

[5] Increase these values by 2 nsec for each 10 pf increase in loading up to 100 pf max.

**Z 80-PIO
Z 80A-PIO**

A.C. Timing Diagram

Absolute Maximum Ratings

**Z 80-PIO
Z 80A-PIO**

Note: All AC and DC characteristics remain the same for the military grade parts except I_{CC} .
 $I_{CC} = 130 \text{ mA}$

* Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Z80-PIO and Z80A-PIO D.C. Characteristics
 $T_A = 0$ °C to 70°C, $V_{cc} = +5V \pm 5\%$, unless otherwise noted

Package Configuration

ORDERING NUMBERS:

Z80-PIO D1 for dual in-line ceramic slam package Z80-PIO B1 for dual in-line plastic package Z80A-PIO D1 for dual in-line ceramic slam package Z80A-PIO B1 for dual in-line plastic package

MECHANICAL DATA (dimensions in mm)

40-PIN CERAMIC DUAL IN-LINE SLAM PACKAGE

40-PIN PLASTIC DUAL IN-LINE PACKAGE

The SGS-ATES Z80 product line is a complete set of microcomputer components, development systems and support software. The 280 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

Product Specification

The Z80-Counter Timer Circuit (CTC) is a programmable, four channel device that provides counting and timing functions for the Z80-CPU. The Z80-CPU configures the Z80-CTC's four independent channels to operate under various modes and conditions as required.

Structure

- . N-Channel Silicon Gate Depletion Load Technology
- \bullet 28 Pin DIP
- Single 5 volt supply
- Single phase 5 volt clock
- · Four independent programmable 8-bit counter/16-bit timer channels

Features

- Each channel may be selected to operate in either a counter mode or timer mode.
- Programmable interrupts on counter or timer states.

Fig. 5 - CTC BLOCK DIAGRAM

• A time constant register automatically reloads the down counter at zero and the cycle is repeated.

- Readable down counter indicates number of counts-to-go until zero.
- Selectable 16 or 256 clock prescaler for each timer channel.
- Selectable positive or negative trigger may initiate timer operation.
- Three channels have zero count/timeout outputs capable of driving Darlington transistors.
- · Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic.
- All inputs and outputs fully TTL compatible.

CTC Architecture

A block diagram of the Z80-CTC is shown in figure 5. The internal structure of the Z80-CTC consists of a Z80-CPU bus interface, internal control logic, four counter channels, and interrupt control logic. Each channel has an interrupt vector for automatic interrupt vectoring, and interrupt priority is determined by channel number with channel Ø having the highest priority.

The channel logic is composed of 2 registers, 2 counters and control logic as shown in figure 6. The registers include an 8-bit time constant register and an 8-bit channel control register. The counters include an 8-bit readable down counter and an 8-bit prescaler. The prescaler may be programmed to divide the system clock by either 16 or 256.

Z 80-CTC Z 80A-CTC

Channel Counter and Register Description

Time Constant Register -8 bits, loaded by the CPU to initialize and re-load Down Counter at a count of zero.

Channel Control Register -8 bits, loaded by the CPU to select the mode and conditions of channel operation.

Down Counter -8 bits, loaded by the Time Constant Register under program control and automatically at a count of zero. At any time, the CPU can read the number of counts-to-go until a zero count. This counter is decremented by the prescaler in timer mode and CLK/TRIG in counter mode.

Prescaler -8 bit counter, divides system clock by 16 or 256 for decrementing Down Counter. It is used in timer mode only.

Fig. 6 - CHANNEL BLOCK DIAGRAM

Z80-CTC Pin Description

Z80-CTC Pin Description (continued)

CTC WRITE CYCLE

 \mathcal{L}

 $\overline{16}$

Illustrated here is the timing for loading a channel control word, time constant and interrupt vector. No wait states are allowed for writing to the CTC other than the automatically inserted (T_w^*) . Since the CTC does not receive a specific write signal, it internally generates its own from the lack of an \overline{RD} signal.

CTC READ CYCLE

Illustrated here is the timing for reading a channel's Down Counter when in Counter Mode. The value read onto the data bus reflects the number of external clock's rising edges prior to the rising edge of cycle (T_2) . No wait states are allowed for reading the CTC other than the automatically inserted (T_w^*) .

INTERRUPT ACKNOWLEDGE CYCLE

Some time after an interrupt is requested by the CTC, the CPU will send out an interrupt acknowledge $(\overline{M1})$ and \overline{IORQ}) During this time the interrupt logic of the CTC will determine the highest priority channel which is requesting an interrupt. To insure that the daisy chain enable lines stabilize, channels are inhibited from changing their interrupt request status when \overline{M} is active. If the CTC Interrupt Enable Input (IEI) is active, then the highest priority interrupting channel. places the contents of its interrupt vector register onto the Data Bus when IORQ goes active. Additional wait cycles are allowed.

- Cycle Status from the Z80-CPU (input, $10w$)
- rupt Enable In (input, active high)
- rupt Enable Out (output, active high). nd IEO form a daisy chain connection iority interrupt control
	- rupt Request (output, open drain, $10w$
- ET stops all channels from counting and channel interrupt enable bits in all ol registers. During reset time ZC/TO0-2 $\overline{\text{NT}}$ go to the inactive states, IEO reflects ate of IEI, and the data bus output drivers the high impedance state (input, active

I

TtTzT r2 Ta rt

RETURN FROM INTERRUPT CYCLE

If a Z80 peripheral device has no interrupt pending and is not under service, then its IEO = IEL If jt has an interrupt under service (i.e. it has already interrupted and received an interrupt acknowledge) then its IEO is always low. inhibiting lower priority chips from interrupting. If it has an interrupt pending which has not yet been acknowledged. IEO will be low unless an "ED" is decoded as the first byte of a two byte opcode. In this case, IEO will go high until the next opcode byte is decoded, whereupon it will again go 1ow. Il' the second byte of the opcode was a "4D" then the opcode was an RETI instruction.

RC $D_n - D_n$ tEt iEo

After an "ED" opcode is decoded, only the peripheral device which has interrupted and is currentiy under service will have its IEI high and its IEO low. This device is the highest priority device in the daisy chain which has received an interrupt acknowledge. All other peripherals have $IEI = IEO$. If the next opcode byte decoded is "4D", this peripheral device will reset its "interrupt under service" condition. Wait cycles are allowed in the $\overline{M1}$ cycles.

DAISY CHAIN INTERRUPT SERVICING

Illustrated at right is a typical nested interrupt sequence which may occur in the CTC. In this sequence channel 2 interrupts and is granted service. While this channel is being serviced, higher priority channel I interrupts and is granted service. The service routine for the higher priority channel is completed and a RETI instruction is executed to indicate to the channel that its routine is complete. At this time the service routine of lower priority channel 2 is completed.

SPENOS SERVICING OF SERVICE COMPLETE SERVICE RESUMI **IED** 150 **4 COMPLETE, "RETI" ISSUED, CHANNEL 2
SERVICE COMPLETE** IED IEO

CTC COUNTING AND TIMING

ln the counter mode the rising or falling edge of the CLK input causes the counter to be decremented. The edge is detected totally asynchronously and must have a minimum CLK pulse width. However, the counter is synchronous with Φ therefore a setup time must be met when it is desired to have the counter decremented by the next rising edge of Φ .

In the timer mode the prescaler may be enabled by a rising or falling edge on the TRG input. As in the counter mode, the edge is detected totally asynchronously and must have a minimum TRG pulse width. However, when timing is to start with respect to the next rising edge of Φ a setup time must be met. The prescaler counts rising edges of Φ .

SELECTING AN OPERATING MODE

When selecting a channel's operating mode, bit \emptyset is set to Bit 2 = \emptyset I to indicate this word is to be stored in the channel control register.

Itit $7 = \phi$ Channel interrupts disabled.

- $Bit 7 = 1$ Channel interrupts enabled to occur every time Down Counter reaches a count of zero Setting Bit 7 does not let a preceding count of zero cause an interrupt.
- It $\mathbf{6} = \mathbf{0}$ Timer Mode - Down counter is clocked by the prescaler. The period of the counter is: t_c \bullet P \bullet TC t_c = system clock period $P =$ prescale of 16 or 256 $TC = 8$ bit binary programmable time constant (256 max)
- Counter Mode Down Counter is clocked Bit $6 = 1$ by external clock. The prescaler is not used.
- Bit $5 = \emptyset$ Timer Mode Only-System clock Φ is divided by l6 in prescaler.
- Bit $5 = 1$ Timer Mode Only-System clock Φ is divided by 256 in prescaler.
- Bit $4 = \emptyset$ Timer Mode - negative edge trigger starts timer operation. Counter $Mode - negative$ edge decrements the down counter.
- Bit $4 = 1$ Timer Mode - positive edge trigger starts timer operation. Counter Mode - positive edge decrements the down counter.
- Bit $3 = 0$ Timer Mode Only - Timer begins operation on the rising edge of T_2 of the machine cycle following the one that loads the time constant.
- Bit $3 = 1$ Timer Mode Only - External trigger is valid for starting timer operation after rising edge of $T₂$ of the machine cycle following the one that Ioads the time constant. The Prescaler is decremented 2 clock cycles later if the setup time is met, otherwise 3 clock cycles.

No.time constant will follow the channel control word. One time constant must be written to the channel to initiate operation.

- The time constant for the Down Counter will be the next word written to the selected channel. If a time constant is loaded while a channel is counting, the present count will be completed before the new time constant is loaded into the Down Counter.
- Bit $1 = \emptyset$ Channel continues counting.
- **it** $1=1$ Stop operation. If Bit $2 = 1$ channel will resume operation after loading a time constant, otherwise a new control word must be loaded.

LOADING A TIME CONSTANT

An 8-bit time constant is loaded into the Time Constant register following a channel control word with bit 2 set. All zeros indicate a time constant of 256.

LOADING AN INTERRUPT VECTOR

The Z80-CPU requires that an 8-bit interrupt vector be supplied by the interrupting channel. The CPU forms the address for the interrupt service routine of the channel using this vector. During an interrupt acknowledge cycle the vector is placed on the 280 Data Bus by the highest priority channel requesting service at that time. The desired interrupt vector is loaded into the CTC by writing into channel \emptyset with a zero in D \emptyset . D₇-D₃ contain the stored interrupt vector, D_2 and D_1 are not used in loading the vector. When the CTC responds to an interrupt acknowledge, these two bits contain the binary code of the highest priority channel which requested the interrupt and D₀ contains a zero since the address of the interrupt service routine starts at an even byte. Channel \emptyset is the highest priority channel.

Z 80-CTC Z 80A-CTC

**Z 80-CTC
Z 80A-CTC**

Z80-CTC A.C. Characteristics

TA = 0° C to 70° C, Vcc = +5 V ± 5%, unless otherwise noted

Notes: $[1]$ $t_C = t_W(\Phi H) + t_W(\Phi L) + t_f + t_f$.
[2] Increase delay by 10 nsec for each 50 pF increase in loading, 200 pF maximum for data lines and 100 pF for control lines. [3] Increase delay by 2 nsec for each 10 pF increase in loading, 100 pF maximum

[4] RESET must be active for a minimum of 3 clock cycles.

OUTPUT LOAD CIRCUIT

Z80A-CTC A.C. Characteristics

 $TA = 0^{\circ}$ C to 70° C, Vcc = +5 V ± 5%, unless otherwise noted

**Z 80-CTC
Z 80A-CTC**

Notes: $[11 \text{ } t_C = t_W(\Phi H) + t_W(\Phi L) + t_r + t_f$.

121 Increase delay by 10 nsec for each 50 pF increase in loading, 200 pF maximum for data lines and 100 pF for control lines. [3] Increase delay by 2 nsec for each 10 pF increase in loading, 100 pF maximum.

[4] RESET must be active for a minimum of 3 clock cycles.

OUTPUT LOAD CIRCUIT

A.C. Timing Diagram

Absolute Maximum Ratings

* Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Z80-CTC D.C. Characteristics

 1A 0°C to 70°C, $V_{cc} = 5V \pm 5\%$ unless otherwise specified

Z80A-CTC D.C. Characteristics

 $T_A = 0^\circ \text{C}$ to 70°C, $V_{\text{CC}} = 5V \pm 5\%$ unless otherwise specified

Z 80-CTC Z 80A-CTC

Capacitance

 $TA = 25^{\circ} C, f = 1 MHz$

Package

ORDERING NUMBERS:

Z80-CTC D1 for dual in-line ceramic slam package Z80-CTC B1 for dual in-line plastic package Z80A-CTC D1 for dual in-line ceramic slam package Z80A-CTC B1 for dual in-line plastic package

MECHANICAL DATA (dimensions in mm)-

28-PIN CERAMIC DUAL IN-LINE SLAM PACKAGE

28-PIN PLASTIC DUAL IN-LINE PACKAGE

SGS-ATES Z80 microcomputer product line includes a third generation LSI component set, development systems and support software. The component set includes all the logic circuits necessary for the user to build high performance microcomputer systems with virtually no external logic and a minimal number of standard low-cost memory components. The Z80-DMA (Direct Memory Access) circuit is a programmable single-channel device which provides all address, timing and control signals to effect the transfer of blocks of data between two ports within a Z80-CPU based system. . Timing may be programmed to match the speed of any These ports may be either system main memory or any watem peripheral I/O device. The DMA can also search a block of data for a particular byte (bit maskable), with or without a simultaneous transfer.

Structure

- · N-channel Silicon Gate Depletion Load Technology
- \bullet 40 Pin DIP
- Single 5 volt supply
- \bullet Single phase 5 volt clock
- Single channel, two port

Features

- Three classes of operation:
	- Transfer Only
	- Search Only Search-Transfer
- Address and Block Length Registers fully buffered. Values for next operation may be loaded without disturbing current values.
- · Dual addresses generated during a transfer (one for read port and one for write).

Fig. 7 - DMA INTERNAL BLOCK DIAGRAM

· Programmable data transfers and searches, automatically incrementing or decrementing the port addresses from programmed starting addresses (they can also remain fixed).

Z 80-DMA

Z 80A-DMA

- Four modes of operation: -Byte-at-a-time: One byte transferred per request Burst: Continues as long as ports are ready -Continuous: Locks out CPU until operation complete -Transparent: Steals refresh cycles
- port.
- Interrupts on Match Found, End of Block, or Ready, may be programmed.
- An entire previous operation may be repeated automatically or on command, (Auto restart or Load)
- The DMA can signal when a specified number of bytes has been transferred, without halting transfer.
- Multiple DMA's easily configured for rotating priority.
- The channel may be enabled, disabled or reset under software control.
- Complete channel status upon program (CPU) request.
- Up to 1.25 megabyte Search or Transfer Rate.
- · Daisy-chain priority interrupt and bus acknowledge included to provide automatic interrupt vectoring and bus request control, without need for additional external logic.
- TTL compatible inputs and outputs
- The CPU can read current Port counters, byte counters. or status. A mask word can be set which defines which registers can be accessed during read operations.

Z 80-DMA Z 80A-DMA

DMA Architecture

A block diagram of the Z80 DMA is shown in Figure 7. The internal structure consists of the following circuitry:

- Bus Interface: provides driver and receiver circuitry to interface to the Z80-CPU Bus.
- Control Logic and Registers: set the class, mode and other basic control parameters of the DMA
- Address, Byte Count and Pulse Circuitry: generates the proper port addresses for the read and write operations. with provisions for incrementing or decrementing the address. When zero bytes remain to be handled, the byte count circuitry sets a flag in the status register. Pulse circuitry generates a pulse each time the byte counter lower 8-bits equal the pulse reg.
- Timing Circuitry: allows the user to completely specify the read/write timing for both of the channels' addressed ports
- Match Circuitry: holds the match byte and a mask byte which allows for the comparison of only certain bits within the byte. If a match is encountered during a Search or Transfer, this circuitry sets a flag in the status register
- Interrupt and \overline{BUSRQ} Circuitry: includes a control register which specifies the conditions under which the DMA can generate an interrupt; priority encoding logic to select between the generation of an INT or BUSRQ output under these conditions; and an interrupt vector register for automatic vectoring to the interrupt service routine.
- · Status Register: holds current status of DMA

Register Description

The following DMA-internal registers are available to the programmer:

- · Control Registers: Hold DMA control information: such as, when to initiate an interrupt or pulse, what mode or class of operation to perform, etc. (Write Only) (8 Bits)
- Timing Registers: Hold read/write timing parameters for the two ports. (Write Only) (8 bits)
- Interrupt Vector Register: Holds the 8-bit vector that the DMA will put onto the data bus after receiving an IORQ during an interrupt acknowledge sequence if it is the highest priority device requesting an interrupt. (This register is readable only during interrupt acknowledge cycles.) (Read/Write) (8 bits)
- · Block Length Register: Contains total block length of data to be searched and/or transferred. (Write Only) (16 bits)
- · Byte Counter: Counts number of bytes transferred (or searched). On a Load or Continue the Byte Counter is reset to zero. Thereafter, each byte transfer operation increments it until it matches the contents of the Block Length Register, at which time End of Block is set in the status register and operation is suspended if programmed. Also if so programmed the DMA will generate an interrupt. (Read Only) (16 bits)
- Compare Register: Holds the byte for which a match is being sought in Search operations. (Write Only) (8 bits)
- Mask Register: Holds the 8 bit mask to determine which bits in the compare register are to be examined for a match. (Write Only) (8 bits)
- Starting Address Registers (Port A and Port B). Hold the starting addresses (upper and lower 8 bits) for the two ports involved in Transfer operations. In Search Only operations, only one port address would have to be specified. Only memory starting addresses require both upper and lower 8-bits; I/O ports are generally addressed with only the lower 8-bits, and in this case the address contained in the register is a generally fixed address. (Write Only) (16 bits each)
- Address Counters (Port A and Port B): These counters are loaded with the contents of the corresponding Starting Address Registers whenever Searches or Transfers are initiated with a Load or Continue. They are incremented, decremented or remain fixed, as programmed. (Read Only) (16 bits each)
- · Pulse Control Register: Holds program-supplied length (in bytes) of block after which the DMA will provide a signal pulse on the INT pin. (Since this occurs while both BUSRO and BUSAK are active, the CPU will not interpret this as an interrupt request. Instead, the signal is used to communicate with a peripheral I/O device.) $(Write Only)$ $(8 bits)$
- · Status Register: Match, End of Block, Ready Active, Interrupt Pending, and Write Address Valid bits indicate these functions when set. (Read Only) (8 bits)

Modes of Operation

The DMA may be programmed for one of four modes of operation. (See Command Byte 2B).

- Byte at a time: control is returned to the CPU after each one-byte cycle.
- Burst: operation continues as long as the DMA's RDY input is active, indicating that the relevant port is ready. Control returns to the CPU when RDY is inactive or at end of block or a match if so programmed.
- Continuous: the entire Search and/or Transfer of a block of data is completed before control is returned to CPU.
- Transparent: DMA operation occurs during normal memory refresh times without visible loss of CPU time.

Classes of Operation

The DMA has three classes of operation: Transfer only, Search Only and a combined Search-Transfer, (See Command Ryte 1A)

During a Transfer, data is read from one port and written to the other port, byte by byte. (The DMA's two ports are termed Port A and Port B.) The ports may be programmed to be either system main memory or peripheral I/O devices. Thus, a block of data might be written from a peripheral to another; or it might be written from one area in main memory to another; or from a peripheral to main memory.

During a Search, data is read only, and compared byte by byte against two DMA-internal registers, one of which contains a match byte and the other an optional mask byte which allows only certain bits to be compared. If any byte of searched data matches, a DMA-internal status bit is set: if programmed to do so, the DMA will then suspend operation and/or generate an interrupt.

The third class of operation is a combined Search-Transfer. In such an operation a block of data is transferred as described above until a match is found; then, as in a Search Only operation, the transfer may be suspended and/ or an interrupt generated.

Addressing

The DMA's addressing of ports is either fixed or sequenthal, incrementing or decrementing from a starting address. The length of the operation (number of bytes) is specified by the programmed contents of a block length register. The DMA can address block lengths of up to 64K bytes. During a transfer two separate port addresses are generated, one during the Read cycle and one during the Write cycle.

Operating Sequence

Once the DMA has been programmed it may be "Enabled" (command byte 2d). In the enabled condition when Ready goes active the DMA will request the bus by bringing BUSRQ low. The CPU will acknowledge this with a BUS ACK which will normally be attached to BAI. When the DMA receives **BAI** it will start its programmed operation releasing BUSRO to a "high" state when it is through

Z80-DMA Pin Description

- $A₀$ $A₁₅$ used by the DMA to address system main memory or an I/O port (output)
- System Data Bus. Commands from the CPU, D_0 D_7 DMA status and data from memory or peripherals are transferred on these tristate pins (input/ output)
- $+5V$ Power
- **GND** Ground
- System clock (input)

DMA Timing Waveforms

DMA Command Write Cycle

Illustrated here is the timing associated with a command byte or control byte being written to the DMA which is to be loaded into internal registers. Z80 Output instructions satisfy this timing.

DMA Register Read Cycle

This timing is used when a read operation is performed on the DMA to access the contents of the Status Register, Address Counter or other readable registers. Z80 Input instructions satisfy this timing.

Machine cycle One signal from CPU (input) \overline{M} Input/Output Request to and from the System **IORO** Bus (input/output) **MREO** Memory REQuest to the System Bus (input/ output) \overline{RD} ReaD to and from the System Bus (input/output) $\overline{\text{WR}}$ WRite to and from the System Bus (input/output) $CE/WAIT$ Chip Enable; may also be programmed to be \overline{WAIT} during time when \overline{BAI} is low (input) **BUSRQ** BUS ReQuest. Requests control of the CPU Address Bus, Data Bus and Status/Control Bus (input/output) \overline{BAI} Bus Acknowledge In. Signals that the system buses have been released for DMA control $(input)$ Bus Acknowledge Out. BAI and BAO form a \overline{BAO} daisy-chain connection for system-wide priority bus control (output) \overline{INT} INTerrupt request (output) **IEI** Interrupt Enable In (input) Interrupt Enable Out, IEI and IEO form a daisy-**IEO** chain connection for system-wide priority interrupt control (output) ReaDY is monitored by the DMA to determine **RDY** when a peripheral device associated with a DMA port is ready for a read or write operation (input, programmable as active high or low)

DMA Timing Waveforms (continued)

STD Memory Timing

I

This timing is exactly the same as used by the Z80-CPU to access system main memory, either in a Read or Write operation. The DMA will default to this timing after a power-on reset, or when a Reset or Reset Timing command is written to it; and unless otherwise programmed, will use this timing during all Transfer or Search operations involving system main memory. During the memory Read portion of a transfer cycle. data is latched in the DMA on rhe negative edge of Φ during T_3 and held into the following Write cycle. During the memory Write portion of a transfer cycle, data is held from the previous Read cycle and released at the end of the present cycle.

NOTE: The DMA is normally programmed for a 3 T-cycle duration in memory transactions. But \overline{WAIT} is sampled during the negative transition of T_2 , and if it is low, T_2 will be extended another T-cycle. after which WAIT will again be sampled. The duration of a memory transaction cycle may thus be indefinitely extended.

STD Peripheral fiming

This timing is identical to the Z80.CPU's Read/Write timing to I/O peripheral devices. The DMA will default to this timing after a power-on reset, or when a Reset or Reset Timing command is written to it; and unless otherwise programmed, will use this timing during all Transfer or Search operations invoiving I/O peripherals. During the I/O Read of a transfer cycle, data is latched on the negative edge of Φ during T_3 and is then held into the Write cycle. During an I/O Write, data is held from the previous Read cycle until the end of the Write cycle.

NOTE: If WAIT is low during the negative transition of Tw^* , then Tw^* will be extended another T-cycle and WAIT will again be sampled. The duration of a peripheral transaction cycle may thus be indefinitely extended.

Variable Cycle

The Variable feature of the DMA allows the user to program the DMA's memory or peripheral transaction timing to values different than given above in the standard default diagrams. This permits the designer to tailor his timing to the particular requirements of his system components, and maximizes the data transfer rate while eliminating external signal conditioning logic. Cycle length can be one to four T-cycles (more if WAIT is used). Signal timing can be varied as shown. During a transfer, data will be latched by the DMA on the clock edge causing the rising edge of \overline{RD} and will be held on the data Iines until the end of the following Write cycle.

(See Timing Control Byte, page 4l).

DMA Bus Request and Acceptance for Itytr-at-a-Time, Burst' and Continuous Mode

Ready is sampled on every rising edge of Φ . When it μ , found to be active, the following rising edge of Φ generates BUSRQ. After receiving BUSRQ the CPU will grant a BUSAK which will be connected to BAI either
directly or through the Bus Acknowledge Daisy Chain. When a low is detected on $\overline{\text{BAI}}$ (sampled on every rising $_{\text{edge of } \Phi}$), the next rising edge of Φ will start an active $_{DMA} cycle.$ </sub>

Z 80-DMA
Z 80A-DMA

 \cdot

 DMA $ACTIVE \rightarrow UNA$ INACTIVE

I)MA Bus Release at End of Block for Burst or Continuous Mode

Timing for End of Block and DMA not programmed BUSRO Timing for End of Block and DMA not programmed
 $\frac{6000 \text{ m/s}}{100 \text{ rad/s}^2}$

DMA Bus Release with 'Ready'

for Burst and Continuous Mode

The DMA will relinquish the bus after RDY has gone inactive (Burst mode) or after an End of Block or a Match is found (Continuous mode). With RDY inactive, the DMA in Continuous mode is inactive but maintains control of the bus (BUSRQ low) until the cycle is resumed when RDY goes active.

l)MA Bus Release for Byte-at-a-Time Mode

In the Byte mode the DMA will release BUSRO on the rising edge of Φ prior to the end of each Read cycle in Search Only or each Write cycle in a Transfer, regardless of the state of RDY. The next bus request will come after both BUSRQ and BAI have returned high

l)MA Bus Release with Match for **Burst or Continuous Modes**

the next byte and then releases bus.

 $\overline{BA1}$ DMA ACTIVE - GMA INACTIVE

Z 80-DMA **Z 80A-DMA**

Reading from the DMA Internal Registers

Seven registers are available on the DMA for reading. They are: 8 bits of the status register, the upper and lower 8 bits of the block length register, and two port address registers.

These are available to be read sequentially: status, BLK Lower, BLK Upper, Port A Address lower, Port A Address Upper, Port B Address lower, Port B Address upper. An internal pointer points to each regisler in turn as cach READ is accomplished. If a register is not to be read, it may be

Programming the DMA

Previous sections of this specification have indicated the various functions and modes of the DMA. The diagrams and charts below will show how the DMA is programmed to select among these functions and modes and to adapt itself to the requirements of the user system.

The Z80-DMA chip may be in an "enable" state, in which it can gain control of the system buses and direct the transfer of data between its ports. or in a "disable" state. when it cannot gain control of the bus. Program commands can be written to it in either state, but writing a command to it automatically puts it in the disable state, which is maintained until an enable command is issued to the DMA. The CPU must program it in advance of any data search or transfer by addressing it as an I/O port and sending it a sequence of 8 bit command bytes via the system data bus using Output instructions. When the DMA is powered up or reset by any

Command Byte lA

excluded by programming a 0 in the Read Byte. The internal pointer will skip any register not programmed with a 1 in the Read Byte. After a Reset or a Load, Reset RD must be given to set the internal pointer pointing to the first register programmed to be read by the Read Byte.
After RD Status, the pointer will be pointing to the status
register regardless of the mask and the next read will be from the status register. The following read will be from the register pointed to before RD Status.

means, the DMA will automatically be placed into a disable state. in which it can initiate neither bus requests nor data transfers nor interrupts.

The command bytes contain information to be loaded into the DMA's control and other registers and/or informa, tion to alter the state of the chip, such as an Enable Interrupt command. The command structure is designed so that certain bits in some commands can be set to alert the DMA to expect the next byte written to it to be for a particular internal register.

The following diagrams and charts give the function of each bit in the six different command bytes. Two of these are defined as being from Croup I . and are. termed command bytes lA and lB. These Croup I commands contain the most basic DMA set-up information. The other four are categorized as Group 2, and are termed commands 2A, 2B, 2C and 2D. Group 2 words specify more detailed set-up information.

Command Byte lB

- $D_4 = 0$ Address for this port decrements after each byte.
- $D_3=1$ This port addresses an I/O peripheral.
- $D_3=0$ This port addresses main memory.
- $D_2=1$ This word programs Port A.
- $D_2 = 0$ This word programs Port B_

Command Byte 2A

Programming the DMA (continued)

Command Byte 2B [, oacl Zeros Byte Counter and loads Starting PORT B
UPPER
ADDRESS
FOLLOWS PORT B
LOWER
ADDRES
FOLLOW **INTERRUP
CONTROI
BYTE
FOLLOWS** Specifies Group 2 Specifies Byte 2B M_1 M_0 Mode 0 0 By te Ω Continuou Ω Burst **Transparent**

Command Byte 2C

Ready active low. $D_3 = 0$

Command Byte 2D

AorB:

Reseis timing tor Port A or B to standard 280-CPU timing.

Z 80-DMA **Z 80A-DMA**

Read Byte

Continue:

Enable Interrup Disable Interrup Reset Interupt: Enable DMA. Disable DMA:

Read Byte Follows:

Reset RD:

RD Status: Force Ready:

Enable after RETI:

RST Status:

Interrupt Control Byte

A "I" in a bit position selects the option.

Timing Contml Byte

A "0" in D_2 , D_3 , D_6 , or D_7 will cause the corresponding control signal to end 1/2 clock time before the end of the cycle. Note: the total operation (Read and Write in Transfer or Read in Search) must be at least 2 cycles long.

Z 80-DMA Z 80A-DMA

Programming the DMA (continued)

Mask Byte

A zero in a given bit position will cause a compare to be performed between that bit position in the compare word register and the same bit position in the data being read.

Match Byte

Up to an 8-bit word to be compared to $D_0 - D_7$ during a read. See MASK BYTE.

Status Byte

Pulse Count

This 8-bit word is loaded into a register. At the completion of each operation, the register is compared with the lower 8-bits of the byte counter. When it compares, the INT line is pulsed (but no interrupt is generated).

Interrupt Vector

This 8-bit byte is supplied to the CPU during Interrupt acknowledge if the DMA is the highest priority interrupting device.

If bit 5 of the Interrupt Control Byte (see p. 7) has been set and the DMA has been programmed to interrupt on a given status condition then D_1 and D_2 of the vector will be modified as follows: Vector Bits

DMA Programming Example

The following example will show how the DMA may be programmed to transfer data from a peripheral (Port A) to memory (Port B). The table of bytes may be stored in memory and transferred to the DMA with an output instruction such as an OTIR.

READY from the peripheral is active high Memory address increments on each write

subsequent operation, only two bytes are needed.

Z 80-DMA

Z 80A-DMA

Z80-DMA A.C. Characteristics

Z80A-DMA A.C. Characteristics

Z80A-DMA as a Peripheral Device (Inactive State).

Z80-DMA A.C. Characteristics

Z80-DMA as a Bus Controller (Active State)

 $T_A = 0^\circ C$ to 70°C. Vcc = +5V+5%, Unless Otherwise Noted.

NOTES: A. Data should be enabled onto the DMA data bus when RD is active.

B. All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock

C. Output Delay vs. Loaded Capacitance

C. Output Delay vs. Loaded Capacitance

TA = 70[°]C Vcc = +5V+5[%]

(11 ΔC_L = +100pFIA₀ - A₁₅and Control Signals), add 30 nsec to timing shown

D. During Standard CPU Timing

**Z 80-DMA
Z 80A-DMA**

Z80A-DMA A,C. Characteristics

Z80A-DMA as a Bus Controller (Active State) $T_A = 0^\circ C$ to 70°C, Vcc = +5V+5%, Unless Otherwise Noted.

NOTES: A. Data should be enabled onto the DMA data bus when RD is active.

All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock. B C.

Output Delay vs. Loaded Capacitance

U. Utiliant Delay vs. Loaded Capacitance
TA = 70[°]C Vcc = +5V_L5%
(1) ΔC_L = +100pF (A_D - A₁₅and Control Signals), add 30 nsec to timing shown.
D. During Standard CPU Timing

- [9] $t_w(MRH) = t_c 40$ Std. CPU Timing $t_w(MRH) = t_w(\Phi H) + t_f - 30$ Variable 1 Cycle. (10) $t_w(WR) = t_c$ 40 Std. CPU Timing
 $t_w(WR) = t_w(\phi H)^+t_f$ -30 Variable 1 Cycle.
- [12] $t_c = t_W(\Phi H)^+ t_W(\Phi L)^+ t_r + t_f$

A.C. Timing Diagrams

Z80 and Z80A as a Bus Controller (Active State)

Timing measurements are made at the following voltages, unless otherwise specified:

Z 80-DMA

Z 80A-DMA

 \mathbf{r}

Z 80-DMA Z 80A-DMA

Absolute Maximum Ratings

Note: All AC and DC characteristics remain the same for the military grade parts except I_{CC} .

* Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Z80-DMA D.C. Characteristics

$T_A = 0^\circ C$ fo 20°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

Z80A-DMA D.C. Characteristics

 $T_A = 0^\circ C$ to 70°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

**Z 80-DMA
Z 80A-DMA**

Capacitance

Package Configuration

ORDERING NUMBERS:

MECHANICAL DATA (dimensions in mm)

40-PIN CERAMIC DUAL IN-LINE SLAM PACKAGE

40-PIN PLASTIC DUAL IN-LINE PACKAGE

Product Specification

The SGS-ATES Z80 product line is a complete set of microcomputer components, development systems and support software. The Z80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

The Z80-SIO (Serial Input/Output) circuit is a programmable, dual-channel device which provides formatting of data for serial data communication. It is capable of handling asynchronous, synchronous and synchronous bit oriented protocols such as IBM BiSync, HDLC, SDLC and virtually any other serial protocol. It can generate CRC codes in any synchronous mode and can be programmed by the CPU for any traditional asynchronous format.

Structure

- N-channel Silicon Gate Depletion Load Technology
- $40 Pin DIP$
- Single 5 volt power supply
- \bullet Single phase $\overline{5}$ volt clock • Two Full Duplex channels

Features

- Two independent full duplex channels
- Data rates -0 to 550K bits/second

• Receiver data registers quadruply buffered; transmitter doubly buffered.

Z 80-SI0

- Asynchronous operation $-5, 6, 7$ or 8 bits/character
- $-1, 1\frac{1}{2}$ or 2 stop bits
- $-$ Even, odd or no parity
- $x1$, x16, x32 and x 64 clock modes
- $-$ Break generation and detection
- $-$ Parity, Overrun and Framing error detection
- Binary Synchronous operation
- $-$ Internal or external character synchronozation
- $-$ One or two Sync characters in separate registers
- $-$ Automatic Sync Character Insertion
- CRC generation and checking
- HDLC or IBM SDLC operation
- Automatic Zero insertion and deletion
- $-$ Automatic Flag insertion
- $-$ Address field recognition
- $-$ I-field residue handling
- $-$ Valid receive messages protected from overrun
- $-$ CRC generation and checking
- Eight modem control inputs and outputs
- Both CRC-16 and CRC-CCITT (-0 and -1) are implemented
- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic.
- All inputs and outputs fully TTL compatible.

Fig. 8 - SIO BLOCK DIAGRAM

SIO Architecture

A block diagram of the SIO is shown in Figure 8. The internal structure includes a Z80-CPU bus interface, internal control and interrupt logic and two full duplex channels. The interrupt control logic determines which channel and which device within the channel is the highest priority for purposes of the automatic interrupt vectoring. Priority is fixed with Channel A assigned higher priority than Channel B and the Receiver, Transmitter and External/Status assigned priority in that order within each channel.

The channel logic is shown in block form in Figure 9. Each channel has five 8-bit control registers, two 8-bit status registers and two 8-bit sync character registers. The interrupt vector is written into an additional 8-bit register in Channel B and may also be read thru that channel. The receiver has three 8-bit buffer registers in FIFO arrangement in addition to the 8-bit input shift register. The transmitter has one 8-bit buffer register in addition to the 8-bit output shift register. The CRC generator/checkers are 16bit shift registers with appropriate internal feedback (programmable) for two different CRC codes.

Fig. 9 - CHANNEL BLOCK DIAGRAM

Pin Description CPU DATA **BUS** $\overline{\mathbf{S}}$ $\overline{21}$ RESET Z80-SIO CONTROL $\overline{8}$ 541 FROM 000 CPLI $\overline{32}$ GND DAISY CHAIN $|F|$ INTERRUPT CONTROL **IEO**

System Data Bus (bidirectional, tristate) Channel B or A select (input high is

 $D_0 - D_7$

 B/\overline{A}

 C/\overline{D}

 $\overline{\text{CE}}$

 $\overline{M1}$

 \overline{RD}

IEI

IEO

INT

RESET

23

 C/\overline{D}

 R/\overline{A}

- Channel B) Control or Data select (input high is
- control) Chip Enable (input, active low) Machine Cycle One Signal from Z80-
- CPU (input, active low) **IORQ** Input/Output request from Z80-CPU (input, active low)
	- Read Cycle Status from the Z80-CPU (input. active low)
	- System Clock (input) Reset (input, active low) disables both receivers and transmitters. TxDA and TxDB are forced marking. Modem controls are forced high. Control registers must be rewritten after SIO is reset and before any data is transmitted or received. All interrupts are disabled. Interrupt Enable In (input, active high) Interrupt Enable Out (output, active high) IEI and IEO form a daisy-chain connection for priority interrupt control.

Interrupt Request (output, open drain, active low).

(Two pads, one per channel. See note

x16, x32 or x64 the data rate in asyn-

chronous modes

TxCA, TxCB

on Bonding Option.) Clock may be x1,

Transmitter Clocks (inputs, active high.)

(Two pads, one per channel. See note

on Bonding Option.) May be x1, x16,

x32 or x64 baud rate, but same multi-

plier must be observed as for receiver. The TxC and RxC inputs are Schmitt-

trigger buffered, for relaxed rise and

fall time requirements.

RTSA, RTSB

Request to Send (2 pins, outputs, active low.) When the RTS bit is set, the RTS pin goes low. When the bit is reset in asynchronous mode, the pin goes high, but only after the transmitter is empty. In synchronous modes, RTS is a simple output which strictly follows the state of the RTS bit. Data Terminal Ready (2 pins, output, active low.) Pin follows state programmed with DTR bit. (Two pads, one per channel. See note on Bonding Option.)

External Character Synchronization (2 pins, input/output, active low.) If the External Synchronization mode is selected, assembly of characters will begin on the next rising edge of \overline{RxC} . If internal character sync modes are selected, the pins are outputs that are active during part of the clock cycles that a sync character is recognized. The sync condition is not latched, so this pin will be active every time a sync pattern is recognized, regardless of character boundaries. In asynchronous modes, these pins are simple inputs to the Hunt/Sync bits in Status Register 0 and may be used for any input function desired.

NOTE: When used as an external synchronization pin, it must not become active for three system clock cycles after the previous rising edge of RxC. This requirement normally can be met by allowing SYNC to change only on the falling edge of \overline{RxC} .

Note on Bonding Option:

Due to package constraints, there are only two pins available for the three signals, TxCB, RxCB and DTRB. They are normally bonded so that TxCB and RxCB are one pin, and RxTxCB and DTRB is an available output. If there is a requirement for different clock rates or phases for \overline{RxCB} and \overline{TxCB} , they may be bonded independently by sacrificing DTRB.

z g0-sl0

WRITE CYCLE

Illustrated here is the timing associated with a data or control byte being written into the SlO. 280 Output Instructions satisfy this timing.

READ CYCLE

The timing associated with reading data or a status register within the SIO is illustrated here. Z80 Input instructions ^{forc} satisfy this timing.

INTERRUPT ACKNOWLEDGE CYCLE

Some time after an interrupt is requested by the SlO, the CPU will send out an interrupt acknowledge (M) and $\overline{10}R\overline{O}$.) During this time, the interrupt logic of the SIO will determine the highest priority function which is requesting an interrupt. To insure that the daisy chain enable lines stabilize. channels are inhibited from changing their interrupt request status when $\overline{M1}$ is active (low). If the SIO is the highest priority device requesting an interrupt, the SIO will place the appropriate interrupt vector on the data bus when IORQ goes active.

RETURN FROM INTERRUPT CYCLE

Ifa 280 peripheral device has no interrupt pending and is not under service, then its IEO = IEI. If it has an interrupt under service (i.e. it has already interrupted and received an interrupt acknowledge) then its IEO is always 1ow, inhibiting lower priority chips from interrupting. If it has an interrupt pending which has not yet been acknowledged, IEO will be low unless an "ED" is decoded as the first byte of ^atwo byte opcode. ln this case, IEO will go high until the next opcode byte is decoded, whereupon it will again go low. If the second byte of the opcode was a "4D" then the opcode was an RETI instruction.

After an "ED" opcode is decoded, only the peripheral
device which has interrupted and is currently under service
will have its IEI high and its IEO low. This device is the
condition. highest priority device in the daisy chain which has received an interrupt acknowledge. All other peripherals have Wait cycles are allowed in the \overline{M} cycles.

Operation Of SIO

Daisy Chain Interrupt Servicing

The following illustration is a typical nested interrupt sequence which may occur in the SIO. In a system with several peripheral chips, the other chips may be included in the daisy chain with either higher or lower priority than the SIO channels.

ln this sequence. the transnitter of Channel B interrupts and is granted service. Whilc it is being serviced. an external/ status interrupt from Channel A occurs and is granted

service. The service routine for the Channel A interrupt is completed and either the RETI instruction is executed or the RETI command is written into the SIO to indicate to Channe! A that the external/status inlerrupt routine is complete. At this time, the service routine for the Channel B transmitter is resumed. When this routine is completed, another RETI instruction is execuled to complete the service.

5. Channel B transmitter's derive routine complete, second RETI issued.

55

Z80-SIO

Operation Of SIO (continued)

Operation of the SIO is determined by the contents of the control registers. These must be programmed before any operations can be perfornred by the SlO. Some oommands and modes may be changed during operation. The device status registers can be read at any time.

ASYNCHRONOUS MODES

The receiver ports are quadruply buffered, i.e. there are three storage registers in addition to the input shift register. This allows additional time for the CPU to service an interrupt at the beginning of a block of high-speed data transfer. The error flags are also quadruply buffered and are loaded at the same time as the character. The Receiver Overrun and Parity Error flags are not reset unless an Error Reset, (latches) Command (Command 6) is issued. End of Frame and CRC/ Framing error always reflect the state of the character currently in the buffer and are not reset by error reset. Thus, when the error status is read, it will reflect an error in the current word in the receive buffer in addition to any parity or overrun errors reccived since the last Errof Reset.(latches) Command. In order to keep correspondence between the state of the error buffer and the contents of the receive registers, the status register should be read before the data (see exception). This is easily accomplished if the vectored interrupts are used since a special interrupt vector is generated for errors or end of frame.

If the status is read after the data is read. the error data for the next data word will also be included if it has been stacked in the buffer. If operations are being performed rapidly enough so that the next character will not yet be received, then the status register will remain valid. The exception occurs when the "Receive Interrupt on First Character Only" mode is selected. A special interrupt in this mode will hold error data and the character itself (even if read from the buffer) until the Error Reset, (latches) Command is issued. This prevents further data from becoming available in the receiver until the Reset is issued.

If the Interrupt on Every Character mode is selected, the interrupt vector will be different if error states exist in the status register. If receiver overrun should occur, despite the quadruple buffering, the most recent character received will be loaded. The character preceding it will be lost. When the character whch has been written over other characters is read, the Overflow bit will be set and the "Special Receive Conditior" vector returned if "Slatus Affects Vector" is enabled.

It is possible to use the SIO in a polled environment. This requires monitoring of the "Receive Character Available" bit to know when to read a character. This bit is reset automatically when the receive buffers are all empty. The "Transmit Buffer Empty" bit is high whenever the transmit buffer is empty. In polled operation, it should be checked before writing data into the transmitter to prevent overwriting of data.

TRANSMISSION

A data character sent by the SIO will be assembled as follows in asynchronous modes:

Idle state (no characters being sent) is a marking line (high) unless a break has been programmed in the control register, in which case, the line will remain spacing until the "send break" command has been removed or the chip is reset.

Transmission cannot begin unless the Transmit Enable bit is set. If the Auto Enables option is selected, then $\overline{\text{CTS}}$ must be low as well. If the 5 bits/character mode is selected. then unused bits (D_{ϵ} , D_{ϵ} and D_{τ}) must be zero in each data byte written into the SIO.

RECEIVING

Asynchronous reception will begin when the Receiver Enable bit is set. If the Auto Enables option is selected, the DCD must be low as well. A low (spacing) condition on RxD indicates a start bit. If the low persists for $\frac{1}{2}$ bit time, the start bit is assumed to be valid and the data input is then sampled at mid-bit time until the entire character is assembled. This method of detecting a start bit improves error rejection when noise spikes exist on an otherwise marking line. If the X1 clock mode is selected, bit synchronization must be accomplished externally.

Synchronous Modes

r

The various synchronous modes all require a x1 clock for transmission and reception. Data is sampled on the rising edge of RxC. Transmitter data transitions occur on the falling edge of \overline{TxC} .

ln all cases, the receiver is in a hunt mode after a reset (internal or external). The hunt can begin only when the receiver is enabled. Only when character synchronization has been achieved can data transfer begin. If there is a loss of character synchronization, the hunt mode can be reentered by writing a control word with the "Enter Hunt Mode" bit set.

The differences in operation of the monosync, bisync and external sync modes are only in the manner in which initial synchronization is achieved. Note: The mode of operation must be selected before the sync characters are loaded, since the registers are used differently in the various modes

MONOSYNC: (8-BIT SYNC MODE)

Matching of a single sync character, programmed into Write register 7, implies character synchronization, which enables data transfer.

BISYNC: (16-BIT SYNC MODE)

Matching of two adjacent sync characters programmed in Write Registers 6 and 7 implies character synchronization. In both monosync and bisync modes, the SYNC pin will be active (low) any time the sync character sequence is detected and will remain low for the clock cycle in which it is detected.

EXTERNAL SYNC MODE

In this mode, character assembly *begins* on the first rising edge of \overline{RxC} after the \overline{SYNC} pin becomes active (low). It should be held active for at least ore complete clock cycle.

ln Monosync, Bisync and External sync modes. assembly will continue until the SIO is reset (either internally or with the Reset pin) or until the receiver is disabled (by command or with the DCD pin in the Auto Enables Mode) or until the CPU sets the "Enter Ilunt Mode" bit.

After initial synchronization has been achieved. the Monosync, Bisync, and External Sync modes are very similar Any differences will be noted in the followirg. which is meant to apply to all three modes.

SYNCHRONOUS FORMATS

MONOSYNC MESSAGE FORMAT (lnternal Sync Detect)

BISYNC MESSAGE FORMAT (lnternal Sync Detect)

EXTERNAL SYNC DETECT FORMAT

Synchronous Modes (continued)

Synchronous Modes (Except SDLC) Transrnission:

A. Default state (after a Reset or transmitter not enabled) is a marking Iine. Break may be programmed to generate a spacing line. which begins as soon as programmed, regardless of the contents of the send register. With the transmitter enabled, and after modes have been selected, default is continuous transmission of the 8 or 16 bit sync character.

B. Several Interrupt modes are possible:

- 1. Transmit interrupts enabled $-$ every time that the transmit buffer becomes empty, an interrupt will be generated if the "Transmit Interrupt Enable" bit is set. The interrupt may be satisfied by either writing another character into the transmilter or by resetting the Transmitter lnterrupt pendirg latch with the "Reset Transmitter Interrupt Pending" command (Command 5). If the interrupt is satisfied with this command and nothing more is written into the transmitter, there will be no further transmitter interrupts, as it is the buffer *becoming* empty that causes the interrupt. When another character is written, the transmitter can again become empty and interrupt again.
- 2. External/Status interrupts enabled $-$ If the External/ Status Interrupt Enable bit is set, Transmitter conditions such as starting to send CRC characters, starting to send Sync characters, and $\overline{\text{CTS}}$ changing state cause interrupts, which have a unique vector if "Status Affects Vector" is set.
- 3. All interrupts may be disabled for operation in a polled mode or to prevent interrupts at inappropriate times in a program's execution.
- C. If CRC is not enabled, sync characters will automatically be inserted when the transmitter has no data to send. An interrupt is generated only after the first automatically inserted sync character has been loaded. If CRC is enabled, the first time the transmitter has no data to send, the 16bit CRC is automatically sent, followed by sync characters. While sending CRC. the "Sending CRC/SYNCS" bit is set and the "Transmit Buffer Empty" bit indicates full. CRC is not calculated on the automatically inserted sync characters, but it will be calculated on any sync character sent as data unless the CRC generator is disabled when that character is loaded to the transmit shift register from the transmit buffer. When the CRC has been sent, the "Transmit Buffer Empty" bit goes high again, and an interrupt is generated 10 indicate that another message can begin. Control of the CRC generator may procede as follows:

The CRC generator should be reset by issuing the "RESET TRANSMIT CRC GENERATOR" Command. before any data is loaded. After CRC and the entire transmitter is enabled, data may be loaded. Before CRC is to be sent (but after the first data has been loaded). the CRC/SYNC SENT/SENDING flag must be reset with the "RESET CRC/SYNC SENT SENDING" Command.

Because sending of the CRC is inhibited when the CRC/ SYNCS SENT/SENDING flag is set, the SIO can be used to automatically insert fill characters within messages instead of automatically sending the CRC. CRC is not calculated on syncs automatically inserted and when the end of the message is reached, the flag can be reset, thus allowing the CRC to be sent.

- D. lf the transmitter is disabled while a character is being sent, that character (whether Data, CRC or SYNC) will be sent as normal but will be followed by a marking line rather than CRC or sync characters. A character in the buffer when the transmitter is disabled will remain in the buffer. However, a programmed break will be effective as soon as it is written into the control register. Characters being transmitted, if any, will be lost.
- E. In all modes, characters are sent low-order bits first, ie., D_0 before D_1 , etc. for as many bits as are programmed. This requires right-hand justification of data to be transmitted if word length is less than 8 bits. If word length is 5 bits or less, the special technique described in the "Transmit Bits/Char" section must be used for the data format.

Synchronous Modes (Except SDLC) Reception:

- A. After programming the mode and sync characters (in that order), the receiver may be enabled. It will then be in the Hunt Mode and will stay in that mode until:
- 1. A match is made with a single sync character (monosync mode) or
- 2. A match is made with a dual sync character (BiSync mode) or
- 3. The external $\overline{\text{SYNC}}$ pin is forced low. In cases (1) and (2) the external $\overline{\text{SYNC}}$ pin is an output which indicates that character synchronization has been achieved. In case (3) it is an input.
- B. Character assembly begins after sync has been achieved. Four interrupt modes are possible.
- 1. No interrupts enabled $-$ for a purely polled operation or for "off line" conditions.
- 2. Interrupt on first character only. This mode would normally be used to starr a software polling loop or a block transfer instruction using the WAIT/READY output to synchronize the CPU to the incoming data rate. It could also be used with a DMA device. In this mode, the SIO will interrupt on the first character and thereafter will only interrupt if errors are detected. The mode is reset with the "Reset Receive Interrupt on First Character" command (Command 4).

The first character received after this command is issued will also cause an interrupt. If External/Status interrupts are enabled, they may interrupt at any time. Parity errors do not cause interrupts in this mode, but End-of-Frame (SDLC Mode) and receiver overrun do cause interrupts.

3. Interrupt on every $'$ character - whenever the receiver buffer has a character an interrupt is generated. Error and special conditions generate a special vector if the "Status Affects Vector" mode is selected. A parity error may optionally not generate the special vector.

- C. CRC checking generation may be used in the synchronous modes.
	- l. Calculation of the CRC on a particular character begins 8 bit times after the word has been transferred to the receive bufler. If CRC is enabled before rhe next character is transferred to the receive buffer. CRC will be calculated on the character. If CRC is disabled before the time of the next transfer- calculation will proceed on the word in progress, but the word just transferred to the buffer will not be include This allows starting and stopping CRC checking on the various characters employed in BiSync.
- 2.. The CRC may be enabled and disabled as many times as necessary for a given calculation.
- 3. CRC Codes are selected during the mode selection process. Either the CRC-16 polynomial $X^{16} + X^{15} +$ X^2 + 1 or the SDLC polynomial X^{16} + X^{12} + X^5 + 1 may be used. In all except SDLC mode, the CRC calculator and checker are reset to all 0's. Transmitter and receiver must use the same polynomial.
- 4. In Monosync, Bisync and External Sync modes, the CRC/FRAMING ERROR bit contains the result of the comparison of the CRC checker to "all zeros" ^I6 bit times after the character has beer loaded fronr the receive shift register to the buffer. The comparison is made with each load and is valid only as long as the character remains in the buffer. If time increases down the page, then the following holds:

Character "A" loaded into the buffer

Character "B" loaded into the buffer... If CRC is disabled before "C" is in the buffer it will no be calculated on "B".

Character "C" loaded into buffer... After "C" is loaded the "CRC FRAMING ERROR" bit shows the result of the comparison thru Character " A "

Character "D" loaded into buffer... After "D" is in buffer, the CRC ERROR bit shows the result of the comparison thru Character "B".

Because of the serial operation of the CRC calculation. the receiver clock $(Rx\overline{C})$ must go through 16 cycles after the CRC character has been loaded into the receive buffer (20 cycles after the last bit is at the SIO RxD pin) before the CRC calculation is complete.

Z80-SIO

Synchronous Modes (continued)

SDLC MODE TRANSMISSION:

A. Normally, the CRC generator should be reset (with the "Reset Transmit CRC Generator" command) before a data block is transmitted. Reset may occur any time after the CRC of the previous message has been sent. During the time that CRC is being sent, the CRC SYNC SENT/SENDING BIT WILL BE

SDLC MODE TRANSMISSION:

- A. Normally, the CRC generator should be reset (with the "Reset Transmit CRC Ccnerator" command) before a data block is transmitted. Reset may occur any time after the CRC of the previous message has been sent. During the time that CRC is being sent, the CRC/SYNC SENT/SENDING bir will be set. but the TRANS BUFFER EMPTY bit will not be set. After the CRC has been sent, the TRANS BUFFER EMPTY bit is set again, which will cause an interrupt signifying that the CRC has been sent, if transmit interrupts are enabled.
- B. The idle device state (if the transnitter is enabled) is continuous flags being transmitted. If the transmitter is not enabled, a markirg line is sent (idle line state).
- C. An abort sequencc may be sent by issuing thc "Send Abort" command $(Command 1)$. This causes at least 8 but less than 14 one's to be sent before the line reverts to continuous flags. Any data being transmilted and any data in the transmit buffer will be lost.
- D. One to 8 bits per character may be sent. See the Register Description of Write Register 5, Transmit Bits Char. for an explanation of how this is accomplished. Since the number of bits/character may be changed "on the fly", this feature may be used to fill a data field with any number of bits. When used in conjunction with the Receiver Residue Codes, the SIO may receive a message of any number of bits length and retransmit it exactly as received with no previous information about the character structure of the I-field (if any). A change in the number of bits/character will not affect the character in the process of being shifted out. Characters will be sent with the number of bits programmed at the time that the character is loaded from the buffer to the transmitter.

E. As in other synchronous modes. the two byte CRC sequence will be sent automatically when the transmitter has no more data to send, i.e. when there is no character in the transmit buffer and the transmit shift register is empty. When the CRC scnding begins. the CRC/SYNCS SENT/SENDING bit is set and a status change interrupt is generated if external/status interrupts are enabled. This may be used as a transmitter underrun indication. After the CRC has been sent, the line reverts to continuous flags, without shared zeros, i.e.... 0111111001111110011111100...

- Control of the CRC generator may proceed as follows:
- 0. Set up necessary mode (only at initial power on) l. Reset CRC generator
- 2. Write first 2 bytes of data (i.e. address and or control bytes)
- 3. Reset CRC/SYNCS SENT/SENDING bit
- 4. Write rest of data
- 5. After data is complete, CRC & flags will be sent automatically, and this sequence can repeat from 1.
- F. Extra zeros are automatically inserted in the data stream where required to fulfill the requirement of 5 ones maximum in a row, except for flags or aborts.
- G. When SDLC mode is selected, Reset of the CRC generator is actually a preset to all 1's. The SDLC CRC code must be selected.

SDLC OPERATION. RECEIVER

- A. Data transfer beings with the first non-flag character received after at least one flag (01111110) has been received if Address Search Mode has not been enabled. lf Address Search Mode is enabled, then a flag rollowed by either the programmed address or the global address (11111111) is required before data transfer will begin.
- l. If interupts are disabled, the presence of characters in the receive bul'fer can be detected by obserying the Receive Character Available bit in Read Register 0.
- 2. If the "Interrupt on First Character Only" mode has been selected, this would normally be used to initiate a block transfer. If the length of the message is unknown, the "special condition" (End of Frame) interrupt may be used to exit the instruction or software loop. The "Reset Interrupt on first character" command (Command 4) must be issued before an interrupt for a following block's first character can be operated.
- 3. Flags are not transferred. The extra zeros inserted in transmission are automatically dcleted.
- 4. Aborts are detected as 7 or more one's and cause a status interrupt (if enabled) with the Break/Abort bit set in Read Register 0. After the "Reset External/ Status lnterrupts" comnand (Command 2) has been issued, a second interrupt will occur when the continuous one's condition has been cleared.
- B. In SDLC mode. control of the receive CRC generator is automatic. It is reset by the leading flag and CRC is calculated up to the final flag. The byte which has the "End-of-Frame" bit set is the byte which contains the result of the CRC check. If the CRC/Framing Error bit is not set, then the CRC indicates a valid message. A special check sequence is used for the SDLC check because of the preset to all one's. The final check must be 00011r0100001111.

C. Character length may be changed "on the fly." If address and control bytes are processed as 8-bit characters, the receiver may be switched to a smaller character length during the time that the first information character is being assembled. This change must be made quickly enough so that it is effective before the number of bits specified have been assembled, i.e., if the change is to be from the 8-bit control to a 7-bit information field character length, the change must be made before the first 7 bits of the I-field have been assembled.

Z 80-SI0

- D. If address search mode is not used, or if messages have multi-byte addresses, an unwanted message need not be completely read by the CPU. Once the determination has been made that the message is not needed, writing the "Enter Hunt Mode" bit will suspend receiption until another message headed by a flag has been received.
- E. When the trailing flag is received, an interrupt with a special vector is generated (if enabled). This signals that the byte with the "End of Frame" bit set has been received. In addition to the results of the CRC check. Read Register 1 has 3 bits of Residue Code valid at this time. For those cases in which the number of bits in the I-field is not an integral multiple of the character length used, these bits indicate the boundary between the CRC check bits and the I-field bits. For a detailed description of the meaning of these bits, see the description of the Residue Codes in Read Register l
- F. Parity checking may be used on data in the information field only if 5-7 bit characters are used and only if a halfduplex protocol is being used. (There are no separate controls for parity on the receiver and transmitter so parity cannot, for example, be simultaneously disabled for transmitting an 8-bit address and enabled for receiving a 5-bit I-field character).

Z 80-SI0

SIO Programming

General

The Z80-SIO is a multi-function peripheral component specifically designed to satisfy a wide variety of serial data communications requirements in microcomputer systems. lts basic role is that of a serial to parallel, parallel to serial converter/controller but within that role it is configured
by systems software programming so that its function or "personality" can be optimized for a given serial data communications application.

'Ib progrm the 280-5IO the systems software issues ^aseries of commands that initialize the basic mode of operation desired and other commands to qualify conditions within the mode selected i.e. Stop Bits, Bits/Char, Sync Char etc. The command structure of the Z80-SIO is designed to take advantage of the powerful 280 BLOCK I/O instruc-

tions to simplify programming, minimize overhead and optimize CPU interaction activities.

Each of the two channels of the 280-SIO contain commmd registers that must be programmed via system software prior to functional operation. The channel select input (B/\overline{A}) and the control/data input (C/\overline{D}) are the command structure addressing controls, normally controlled by the address bus of the 280 CPU.

Write Registers

The 280-SIO contains eight (8) registers that are programmed (written into) by the system software to contigure the functional personality of each channel. All Write Registers, with the exception of Write Register 0, require two bytes to be properly programmed. The first byte contains 3 bits which point to the selected register (D0-D2) the second byte is the actual control word that is being written that register to configure the SIO.

Write Register 0 is a special case. RESET (either intemal commmd or external input) will initialize the SIO to Write Register 0. All basic commands (CMD2-CMDO) and CRC controls (CRC0, CRCI) can be accessed with a single byte using Write Register 0.

Contained in the first byte of any Write Register access are the basic commands (CMD2-CMD0) and the CRC controls (CRCO,CRCI) so that maximum system control and flexibility is maintained.

WRITE REGISTER 0 WRITE REGISTER 1

Write Registers (continued)

WRITE REGISTER 2 WRITE REGISTER 3

WRITE REGISTER 4 WRITE REGISTER 5

D7 D6 D5 D4 D3 D2 D1 D0 PARITY ENABLE - PARITY EVEN/ODD SYNC MODES ENABLE **1 STOP BIT/CHARACTER 1% STOP BITS/CHARACTER**
2 STOP BITS/CHARACTER 8 BIT SYNC CHARACTER
16 BIT SYNC CHARACTER
SDLC MODE (01111110 SYNC FLAG) **EXTERNAL SYNC MODE** X1 CLOCK MODE X16 CLOCK MODE X18 CLOCK MODE

WRITE REGISTER 6 WRITE REGISTER 7

D7 D6 D5 D4 D3 D2 D1 D0 SYNC BIT O SYNC BIT
- SYNC BIT 2
- SYNC BIT 3 $-$ CVNC RIT ℓ - SYNC BIT 5
- SYNC BIT 5
- SYNC BIT 7

*ALSO SDLC ADDRESS FIELD

FOR SDLC IT MUST BE PROGRAMMED TO "01111110" FOR FLAG RECOGNITION

z 80-sl0

Read Registers

The Z80-SIO contains three (3) registers that can be read to obtain the status of cach channel. Status information includes error conditions, interrupt vector, and standard communication interface protocol signals. To read the contents of a selected Read Register the system softwarc must first write out to the SIO the byte containing pointer information (D0-D2) in exactly the same manner as a Write Register operation. Then by issuing a READ operation the contents of the addressed Read/Status Register can be read by the Z8O-CPU.

READ REGISTER O

READ REGISTER 2

The real power in this type of command structure is that the programmer has complete freedom after pointing to the selected register of either Reading or Writing to initialize or test that register. By designing software to initialize the Z80-SIO in a modular, structured fashion, the programmer can usc the powerful 280 BLOCK I/O instructions to significantly simplify and speed his software development and debug.

READ REGISTER I

D7 D6 D5 D4 D3 D2 D1 D0 - ALL SENT LEIELD BITS LEIELD BITS IN V PREVIOUS ND PREVIOUS 3 5 3 **PARITY FRROB IRESIDUE DATA** BY OVERBUN ERROR CRC/FRAMING FRROR END OF FRAME (SDLC)

Register Description

Each channel contains the following control registers, COMMAND 4 (Reset Receive Interrupt on First Receive addressed as commands (not data):

Write Register 0, a command register:

$PNT_0 - PNT_2 (D_0 - D_2)$

These are pointer bits which tell the SIO into which register the following byte is to be written. The first byte written into each channel after a reset (either by command or with the external reset pin) will go to write register 0. The byte following a read or write to any register (not register 0) will be to register 0.

$CMD₀$ to $CMD₂$ (D₃-D₅)

These are commands:

Command CMD₂ CMD₁ CMD₀

COMMAND 0 (The null command) has no affect. It's normal use is to do nothing while setting the pointers for a following byte.

- COMMAND I (Send Aborr) is used only with the SDLC mode to generate a sequence of 8 to 13 ones.
- COMMAND 2 (Reset External/Status Interrupts). After an external or status interrupt (indicating a change on a modem line or a break condition, for example) the status bits of Read Register 0 are latched. This command reenables them and and allows interupts to occur. The latching allows capture of short pulses on thc inputs until such time as the CPU can read the change.

COMMAND 3 (Channel Reset.) This command performs the same operation as an external reset. but only on a single channel. The Channel A Reset also resets the interrupt prioriti_ zation logic. AII control registers must be rewritten after this command. After this command is written, four extra system (@) clock cycles should be allowed for the SIO reset time before any additional commands or controls are written into that channel of the SIO.

Character.) If the "interrupt only on first receive character" mode of operation is programmed, it needs to be reactivated after each complete message is received. in preparation for the next mcssage.

Z 80-SI0

- COMMAND 5 (Reset Transmitter Interrupt Pending.)
The transmitter will interrupt when it becomes empty if the "interrupt every character" mode is selected. ln those cases when there are no additional characters to be sent, issuing this command will prevent further transnitter interrupts (i.e. until after the next character has been loaded into the transmitter.)
- COMMAND 6 (Error Reset, latches.) Parity and overrun errors are latched in Read Register 1 until reset with this command. This allows errors occuring in block transfers to be examined only at the end of the block.
- COMMAND 7 (Return from Interrupt.) This command (which must be issued in Channel A) is interpreted by the SIO in exactly the samc way as it would interpret an RETI Command on the data bus, i.e. it would reset the Interrupt Under Service latch of the internal device (receiver. transmitter, etc.) under seryice and thus. by means of the daisy chain, allow lower priority devices to interrupt. The internal daisy chain may be used even in svstems with no external daisy chain and no RETI Command by usc of this command.

CRC RESET CODE 0 (D_6) and CRC RESET CODE 1 (D_7)

Together, these bits specify three reset modes.

CRC Reset Code 1 CRC Reset Code 0

Z80-S10

Register Description (continued)

WRITE REGISTER 1 contains the control bits for the W/READY on R/T (D ϵ) various interrupt and WAIT/READY modes.

EXT INT ENABLE (Do)

External Interrupt Enable, allows interrupts to occur as a result of transitions on the DCD. CTS or SYNC lines or as a result of a Break Condition or the beginning of sending CRC or sync characters.

TRANS INT ENABLE (Di)

Transmitter Interrupt Enable. If enabled, interrupts will occur whenever the transmitter buffer becomes empty.

STATUS AFFECTS VECTOR (D2)

If this mode is selected. the vector returned from an interrupt acknowledge cycle will be variable according to the following:

If this bit is 0, the fixed vector programmed in the vector register is retumed.

REC INT MODE 0 (D₃). REC INT MODE 1 (D₄)

Receive Interrupt Mode 0 and Reeive lnterrupt Mode ^I together specify the various character available conditions: RECEIVER ENABLE $(D₀)$

When the W/Ready line is enabled, this bit selects whether it will be active when the receiyer is empty (bit=1) or when the transmit buffer is full (bit=0).

READY FN/WAIT FN (D_6)

When used with the CPU as a Wait line, this bit should be programmed "0". When used with a DMA as a Ready line, it must be programmed "1". The Ready function can occur any time, regardless of whether the SIO is addressed or not. The Wait function is active onlv if the CPU attempts to read SIO data that has not yet been received, as would frequently occur if block transfer instructions are used with the SlO, or tries to write data while the transmit buffer is still full.

Also, as a Wait function, the output is open drain and occurs from the negative edge of Φ . As a Ready function, it is actively driven high and occurs from the positive edge of Φ .

WAIT/READY ENABL (D_2)

The Wait/Ready pin will remain high (Ready mode) or floating (Wait mode) until this bit is programmed to one.

WRITE REGISTER 2

Write Register 2 is the interrupt vector register and it exists only in Channel B. V_4 - V_7 and V_0 are always returned exactly as written. $V_1 - V_3$ are returned as written if the "Status Affects Vector". Control bit is "0".

WRITE REGISTER 3

Write register 3 contains control bits for some of the receiver logic.

A "1" programmed here allows receiver operations to begin.

SYNC CHAR LOAD INHIBIT (D1)

Sync characters preceding a message will not be loaded into the receiver buffers if this option is selected. The CRC calculation is not stopped by the sync character being stripped.

ADDRESS SEARCH MODE (D,)

lf the SDLC mode is selected, this mode will euse messages with addresses not matching the programmed address or the global (1111111) address to be rejected, i.e., no interrupts occur unless an address match occurs if this mode is selected.

RECVR CRC ENABLE (D_3)

Receiver CRC Enable. If this bit is set, a calculation of CRC begins (or restarts) at the start of the last character transferred from the receive register to the buffer stack regardiess of the number of characters in the stack.

ENTER HUNT MODE (D₄)

lf character synchronization is lost for any reason, or if in SDLC mode, it is determined that the contents of an incoming message are not needed, Hunt mode may be reentered by writing a "1" to this bit.

AUTO ENABLES (D_5)

If this mode is selected, the \overline{DCD} and \overline{CTS} inputs are receiver and transmitter enables, respectively. If the mode is not selected, \overline{DCD} and \overline{CTS} are only inputs to their corres- \overline{SYNC} MODES (0.4) , SYNC MODES (D_5) ponding bits in Read Register 0.

RCVR BITS/CHAR 1 (D_6) . RCVR BITS/CHAR $0 (D_7)$

These bits together determine the number of serial receive bits that will be assembled to form a character.

These bits may be changed during the time that a character is being assembled, if it is done before the number of bits currently programmed is reached.

WRITE REGISTER 4

Write Register 4 contains control bits affecting both the receiver and transmitter.

PARITY (D₀)

If this bit is set, an additional bit position (in addition to those specified in the bits/character control) is added to transmitted data and is expected in receive data.

PARITY EVEN/ODD (D₁)

If parity is specified, this bit determines whether it is sent or checked as even or odd parity.

STOP BITS 0 (D₂), STOP BITS 1 (D₃)

These bits determine the number of stop bits added to each asynchronous character sent. The receiver always checks for one stop bit.

The special (00) mode is used to signify that a synchronous mode is to be selected.

These select the various options for character synchronization:

CLOCK RATE 0 (D_6) , CLOCK RATE 1 (D_7)

Spccifies the multiplier between clock and data rates. For synchronous modes XI must be specified. Any rate may be specified for the asynchronous modes. Ihe same multiplier is used for both the receiver and transmitter.

In all modes, the system clock (Φ) must be at least 4.5 X the data rate. If the $X1$ clock rate is selected, bit synchronization must be accomplished externally.

Z 80-SI0

Register Description (continued)

WRITE REGISTER 5

Write Register 5 contains mostly control bits affecting the transmitter.

TRANSMIT CRC ENABLE (D_0)

This bit determines whether CRC is to be calculated on any particular send character. If set at the time of loading the character from the transmit buffer to the transmit shift register, CRC will be calculated on the character. CRC will not be automatically sent unless this bit is set when the transmitter is completely empty.

RTS (D_1)

Request to Send is the control bit for the RTS pin. When the RTS bit is set, the \overline{RTS} goes active (low). When the bit is reset (to 0), the \overline{RTS} pin will go inactive (high) only after the transmitter is empty.

$SDLC/CRC/16(D₂)$

This bit selects the CRC code used by both the transmitter and the receiver. When set, the SDLC polynomial X^{16} + $X^{12} + X^5 + 1$ is used. (In SDLC mode, the registers are preset to "all I's" and a special check sequence is used.) When set, the CRC-16 polynomial $X^{16} + X^{15} + X^2 + 1$ is used.

TRANSMIT ENABLE (D_3)

Data will not be transmitted and the TxD pin will be held marking (high) until this bit is set. Data or Sync characters in the process of being transmitted will be completely sent if the transmit enable bit is reset after transmission has started. CRC characters will not be completely sent if the transmitter is disabled during the sending of a CRC character.

SEND BREAK (D_a)

When set, this bit directly forces the TxD pin spacing, regardless of any data being transmitted. When reset, the TxD pin is released.

TRANSMIT BITS/CHAR 0 (D3). TRANSMIT BITS/ CHAR 1 (D_6)

These bits together control the number of bits that will be sent from each byte transferred to the transmit buffer.

Bits to be sent are assumed to be right justified. Low order bits (D_0) are sent first. The "5 or less" mode allows transmission of 1 to 5 bits in a character.

$\bf DTR$ (D_7)

Data Terminal Ready is the control bit for the DTR pin. When set, \overrightarrow{DTR} is active (low). When reset (0) \overrightarrow{DTR} is inactive (high).

WRITE REGISTER 6

This register contains the first 8 bits of a BiSync sequence It must be programmed with the check address (if used) in SDLC mode, and must contain the sync character in the 8-bit sync mode. It is not used in the external sync mode.

WRITE REGISTER 7

This register contains the second byte of a 16-bit synchronization sequence, or the 8-bit sync character. For SDLC mode, it must be programmed to 01111110. It is not used in the external sync mode.

 D_{σ} $D_6 = D_5 = D_4 = D_3$ D_2 D_1 D_0 SYN15 SYN14 SYN13 SYN12 SYN11 SYN10 SYN9 SYN8

READ REGISTER 0

This is the register read if the register pointers are (000).

RECEIVE CHARACTER AVAILABLE (D_0)

This bit is set when at least one character is available in the receive buffers.

INTERRUPT PENDING (D1)

Any interrupt condition present in the entire SIO will cause this bit to be set, but it is present only in Channel A and is always 0 in Channel B.

TRANSMIT BUFFER EMPTY (D₂)

The Transmit Buffer Empty bit is set whenever the transmit buffer is empty, except when a CRC character is being sent in a synchronous mode.

$DCD(D_3)$

Shows the state of the \overline{DCD} pin at the time of the last change of any of the five "external/status" bits. (DCD, CTS. SYNC/HUNT, BREAK/ABORT or SENDING $CRC/SYNCS$.) To get the current state of the \overline{DCD} pin, this bit must be read immediately following a "Reset External/Status Interrupts" command. (Command 2.)

$SYNC/HUNT$ (D_4)

In asynchronous modes, this bit is similar to the DCD and the CTS bits, except that it shows the state of the SYNC pin. In synchronous modes, this bit is reset when character synchronization is achieved and is set by writing the "Enter Hunt Mode" bit. Unlike the external pin, the bit remains is set do these codes have meaning. reset until set by the "Enter Hunt Mode" bit.

$CTS (D_s)$

This bit is similar to the DCD bit, except that it shows the state of the CTS pin.

BREAK/ABORT (D₆)

In asynchronous modes, this bit is set when a "break" is detected. After the inputs have been re-enabled (by the "Reset External/Status Interrupts" command, Command 2), the bit will be reset when the break stops. If "External Status" interrupts are enabled, these changes of state cause interrupts. In SDLC mode, this bit is set by the detection of an abort sequence (7 or more 1's). It is not used in other synchronous modes.

SENDING CRC/SYNCS (D_7)

In synchronous modes, CRC is automatically sent when the transmitter is empty for the first time in a message. Interrupts are generated (if enabled) when this bit is set, but not when reset. If this bit is set and the TRANSMIT BUFFER EMPTY bit is not set, then the CRC character is being sent. TRANSMIT BUFFER EMPTY and SEND-ING CRC/SYNCS both set imply that SYNC characters are being sent.

READ REGISTER 1

This register is read when the register pointers are (001). The pointers automatically reset to (000) after a read from this register.

ALL SENT (D_0)

In asynchronous modes, this bit is set when all characters have completely cleared the transmitter. Transitions of this bit do not cause interrupts. It is always set in synchronous modes.

RESIDUE CODE 0 (D₁)-RESIDUE CODE 2 (D₃)

These three bits indicate the length of the I-field in the SDLC mode in those cases where the I-field is not an integral multiple of the character length used. Only on the transfer on which the END OF FRAME (SDLC) bit

For a receiver setting of eight bits per character, the codes signify the following:

I-Field bits are right-justified in all cases.

280 z g0-sl0

Register Description (continued)

lf a receive character length different from eight bits is used for the I-field, a table similar to the above may be constructed for each different character length. For no residue, i.e., the last character boundary coincides with the boundary of the l-Field and CRC Field, the Residue Code will always be:

PARITY ERROR (D₄)

When parity is enabled, this bit is set for those characters whose parity does not match the sense programmed. The bit is latched so that once an error occurs, the bit remains Set until the Error Reset command, Command 6, is given.
READ REGISTER 2

RECEIVER OVERRUN ERROR (Di)

This indicates that more than four characters have been received without a read from the CPU. Only the character that has been written over is flagged with this error, but when this character is read, the error condition is latched until reset by the Error Reset Command, Command 6. If "Status Affects Vector" is enabled. the character that has been overrun will interrupt with the "Special Receive Con-
 V_7 V_6 V_5 V_4 V_3 V_2 V_1 V_0
 V_7 V_6 V_5 V_4 V_3 V_2 V_1 V_0

CRC/FRAMING ERROR (D6)

If a framing error occurs (in asynchronous modes), this bit is set (and not latched) only for the character on which it occurred. Detection of a framing error adds an additional % bit time to the character time so that the framing error will not also be interpreted as a new start bit. In synchronous modes, this bit indicates the result of comparing the CRC checker to the appropriate check value.

END OF FRAME (SDLC) (D_7)

In SDLC mode, this bit indicates that a valid ending flag has been received and that the CRC error and residue codes are valid.

This register contains the interrupt vector as written into Write Register 2 if the "Status Affects Vector" control bir is not set. lf that control bit is set, it contains the interrupt vector as it would be returned were an interrupt from the SIO to be processed exactly at the time of the read. If no interrupts are pending, $V_1 = 0$, $V_2 = 1$, $V_1 = 1$ and other bits are as programmed. The register may be read only through Channel B.

Variable if "Status Affects Vector" is enabled

Register Description (continued)

Z80-SIO COMMAND STRUCTURE

Z 80-SI0

Z 80-SI0

Programming Example

A typical start-up routine following an internal or external reset, would be as follows:

Channel B is now setup to send and receive asynchronous data.

Setup for Channel A follows:

Programming Example

Channel A is now programmed for SDLC transfers.

Interrupt every character, status affects vector,
external/status interrupts enabled

Pointer set to Write Register 5A, Reset External/Status Interrupts

- SDLC CRC Code selected, 8 bits/transmit character, CRC and transmitter enabled Pointer set to Write Register 3A
- 8 bits/receive character, DCD and CTS enable receiver and transmitter, receiver is enabled, SIO searches for programmed address
- te to be sent by Ch. A
- control byte to be sent by Ch. A
- C/SYNCS SENT/SENDING, register 0, so CRC can be automatically sent at end of message

Z 80-SI0

A.C. Timing Diagram (continued)

 \overline{d}

 $\overline{\text{MI}}$

 $T_A = 0^\circ \text{C}$ to 70°C, Vcc = +5V ±5%, unless otherwise noted Parameter Min Max Unit **Comments** Symbol Signal Clock Period 400 nsec $t_i(\Phi)$ $t_w(\Phi H)$ Clock Pulse Width, Clock High 170 2000 nsec Clock Pulse Width, Clock Low 170 2000 nsec $tw(\Phi L)$ Clock Rise and Fall Times $\overline{0}$ 30 nsec t, t Control Signal hold time from Rising Edge of Φ $-0-$ **NOTE** \overline{CE} . B/\overline{A} $t_H(CS)$ nsec Control Signal setup time from Rising Edge of Φ 160 $C\overline{D}$ JORO $t_1(CS)$ $t_{DR}(D)$ Data Output Delay from Rising Edge of Φ during Read Cycle 480 nsec Data Setup Time to Rising Edge of Φ during Write Cycle or M1 50 $t.\Phi(D)$ nsec Cycle $tr(\Phi(D))$ Data Hold Time from Rising Edge of Φ during Write Cycle or $+0$ nsec MI Cycle Data Output Delay from Falling Edge of IORO during INTA Cycle $D_0 - D_2$ $t_{D1}(D)$ 340 nsec Delay to Floating Bus from Rising Edge of IORQ during INTA Cycle $t_{\text{EM}}(D)$ 230 $nsec$ Delay to Floating Bus from Rising Edge of RD during Read Cycle 230 $t_{LR}(D)$ nsec Delay to Floating Bus from Falling Edge of IEI during INTA Cycle 230 nsec $tr(D)$ IEO Delay Time from Falling Edge of IEI **IEO** $\tan(\overline{10})$ 200 nsec IEO Delay Time from Rising Edge of IEI 200 $_{\text{Im}(1O)}$ nsec $\text{tr}\Phi(\text{IO})$ IEO Delay Time from Falling Edge of M1 (when interrupt occurs 300 nsec just prior to M1) MI Setup Time to Rising Edge of Φ during Read or Write Cycle 210 $t_{SW}\Phi(M1)$ nsec $t_{SR}\Phi(M1)$ M1 Setup Time to Rising Edge of Φ during INTA or M1 Cycle 210 nsec $tr(\Phi(M))$ M1 Hold Time from Rising Edge of Φ -0 nsec RD Setup Time to Rising Edge of Φ during Write or INTA Cycle 240 \overline{RD} $t_{sw} \Phi(\overline{RD})$ nsec RD Hold Time from Rising Edge of Φ during INTA Cycle $t_H \Phi(RD)$ -0 nsec RD Setup Time to Rising Edge of Φ during Read or M1 Cycle 240 nsec $t_{sp}\Phi(RD)$ RD Hold Time from Rising Edge of Φ during Write Cycle $\overline{0}$ $t_{HW}\Phi(RD)$ nsec RD Hold Time from Rising Edge of Φ during M1 Cycle \uparrow $t_{HM}\Phi(RD)$ nsec INT Delay Time from center of Receive Data Bit **INT** t_{DR} (IT) 10 13 Φ Periods INT Delay Time from center of Transmit Data Bit $t_{\text{DIS}}(IT)$ $\overline{}$ \mathbf{Q} Φ Periods INT Delay Time from Rising Edge of Φ 200 $t_0\Phi(T)$ nsec WAIT/READY Delay Time from IORQ or CE in WAIT Mode WAIT READY to IC(W/R) 180 nsec WAIT/READY Delay Time from Falling Edge of Φ , WAIT/READY 150 $t_D H \Phi(W/R)$ nsec hIGH, WAIT Mode WAIT/READY Delay Time from center of Receive Data Bit. 10 13 Φ Periods $ln Rx(W/R)$ Ready Mode $t_D Tx(W/R)$ WAIT READY Delay Time from center of Transmit Data bit, 5 \mathbf{Q} Φ Periods Ready Mode $t_D L \Phi(W/R)$ WAIT/READY Delay from Rising Edge of Φ, WAIT/READY, 120 nsec Low. Ready Mode **CTSA, CTSB** $\overline{\text{DCDA}}$, $\overline{\text{DCDB}}$, $t_w(\text{PH})$ Minimum High Pulse Width for latching states into register and 200 nsec **SYNCA, SYNCB** generating interrupt $tw(PL)$ Minimum Low Pulse Width for latching state into register and 200 nsec generating interrupt SYNCA SYNCB_{tu}(SY) Sync Pulse Delay Time from Center of Receive Data Bit, Output Modes Φ Periods $\overline{4}$ 7 Sync Pulse Setup Time to Rising Edge of RxC, External Sync Mode 100 t_{SI} (SY) nsec Sync Pulse Width to Start Character Assembly $R_{X}C$ $t_w(SY)$ Period $t_c(TxC)$ Transmit Clock Period 400 ∞ nsec $t_w(TCH)$ Transmit Clock Pulse Width, Clock High 180 NOTE₂ TxCA.TxCB ∞ nsec Transmit Clock Pulse Width, Clock Low 180 ∞ $tw(TCL)$ TxD Output Delay from Falling Edge of \overline{TxC} (1x Clock Mode) $TxDA,TxDB = t_D(TxD)$ 400 nsec $RxCA.RxCB$ $tr(RxC)$ Receive Clock Period 400 $_{\infty}$ nsec t_w (RCH) Receive Clock Pulse Width, Clock High 180 NOTE₃ nsec $t_w(RCL)$ Receive Clock Pulse Width, Clock Low 180 ∞ nsec

NOTE 1: If WAIT is to be used, $\overline{\text{CE}}$, $\overline{\text{IORQ}}$, C/\overline{D} and $\overline{\text{MI}}$ must be valid for as long as WAIT condition is to persist. NOTE 2: In all modes, maximum data rate must be less than $\frac{1}{13}$ of system clock (Φ) rate. NOTE 3: The RESET signal must be active a minimum of one complete Φ cycle.

Z 80-SI0

Absolute Maximum Ratings

* Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics

 $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

Note 1: An external clock pull-up resistor of (330Ω) will meet both the AC and DC clock requirements.

Capacitance

 $T_A = 25^{\circ}C, f = 1 \text{ MHz}$

Load Circuit for Output

Package Configuration

Z80-SIO D1 for dual in-line ceramic slam package Z80-SIO B1 for dual in-line plastic package

ORDERING NUMBERS:

MECHANICAL DATA (dimensions in mm)

40-PIN CERAMIC DUAL IN-LINE SLAM PACKAGE

40-PIN PLASTIC DUAL IN-LINE PACKAGE

Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor Information curristing patients or other rights of third parties which may result from its use. No license is granted by implication or other-
for an infringement of patents or other rights of third parties which may resul

> **SGS - ATES GROUP OF COMPANIES** Italy - France - Germany - Singapore - Sweden - United Kingdom - U.S.A. Printed in Italy by permission of Zilog Inc.

SGS.ATES GROUP OF COMPANIES

INTERNATIONAL HEADQUARTERS

SGS-ATES Componenti Elettronici SpA Via C. Olivetti 2 -20041 Agrate Brianza - ltaly Tel.: 039-650341 \div 4/650441 \div 5/650841 \div 5 Telex:36141-36131

BENELUX

SGS-ATES Componenti Elettronici SpA Benelux Sales Office -B-1 180 Bruxelles Winston Churchill Avenue, 122 Tel.:02-3432439 Telex: 24149 B

DENMARK

SGS-ATES Scandinavia AB Sales Office: 2730 Herlev Marielundvej 46D Tel.: 02-948533 Telex: 35280

FRANCE

SGS ATES France S.A. 75643 Paris Cedex 13 Résidence "Le Palatino"
17. Avenue de Choisv Tel.: 5842730 Telex: 021 -25938

GERMANY SGS ATES Deutschland Halbleiter Bauelemente GmbH 8018 Grafing bei München Haidling ¹⁷ Tel.: 08092-691 Telex: 032-527370 Sales Offices: 1000 Berlin 20 Gatower Strasse 185 Tel.: 030-3622031 Telex: 01 85418 3000 Hannover ¹ Lange Laube 19 Tel.: 0511-17522/3 Telex: 09 23195 8000 Miinchen 40 Gernotstrasse 10 Tel.: 089-304270/304485 Telex: 05 215784 8500 Nurnberg ¹⁵ Parsifalstrasse 10 Tel.: 0911-40645 7000 Stuttgart 80 Kalifenweg 45 Tel .: 0711-713091/2 Telex: 07 255545

ITALY

SGS-ATES Componenti Elettronici SpA Sales Offices: 5O127 Firenze Via Giovanni Del Pian Dei Carpini 96/'l Tel .: 055-4377763 20149 Milano Via Correggio 1/3 Tel.;02-4695651 00199 Roma Piazza Gondar 11 Tel.: 06-8392848/8312777 10134 Torino Via La Loggia 51/7 Tel.: 011-634572

t

j

NORWAY

SGS'ATES Scandinavia AB Sales Office: Oslo 9 Haavard Martinsens Vei 19
Tel.: 10 60 50 Telex: 1 1796

SINGAPORE

SGS-ATES Singapore (Pte) Ltd.
Singapore 12 Lorong 4 & 6 - Toa Payoh Telex: ESGIES RS 21412

SWEDEN

SGS ATES Scandinavia AB 19501 Märsta Tingvallavaegen 9J Tel.:0760-40120 Telex: 042-10932

UNITED KINGDOM SGS-ATES (United Kingdom) Ltd. Aylesbury, Bucks Planar House, Walton Street Tel.: 0296-5977 Telex: 041-83245

