

Z80 MICROCOMPUTER SYSTEM

EUROCRATIC MOS

Since setting up its MOS department in 1966, SGS-ATES has led the way in European MOS technology.

Between the major landmarks of the first European-designed MOS calculator in 1968 and the F8 microprocessor in 1977, we brought you a full range of memories: 1K static and 4K dynamic RAMs, a 1K x 8 EPROM, a 1K x 8 ROM..... and now we bring you the Z-80.

Not only the Z-80 but a team of experts dedicated to the development of the Z-80 device family, Z-80 systems, applications and interface devices.

Moreover, we've set up a comprehensive European network of "local" microcomputer application centres packed with the most up-to-date equipment available, staffed with highly-experienced software engineers and located in UK, Sweden, Italy, France and Germany.

SGS-ATES and Zilog: a vast reserve of know-how and resources committed to the advancement of microprocessors – stay with us and be part of the Z-80 conquest.

TM: Z80 is a registered trademark of Zilog, Inc.

Z 80 Z 80A

Z-80 MICROCOMPUTER PRODUCT LINE

Introduction

The Z-80 LSI component set includes all of the logic circuits necessary for the user to build high performance microcomputer systems with virtually no external logic and an absolute minimum number of lowest cost standard memory components. The Z-80 component set is backed by advanced software, a disk based hardware/software development system and complete training and support. The entire Z-80 product line has been developed as a single, highly integrated entity to insure that the user can develop his system quickly and still obtain all the performance advantages of the Z-80 component set.

High System Throughput

The architecture of the Z-80 CPU includes a superset of 158 instructions, with more internal registers and addressing modes than second generation microcomputers and extremely fast interrupt response time. All of these features mean that in any given amount of time the Z-80 can perform far more work (processor throughput) than any other micro-computer system available today. This throughput advantage allows users to continually expand the features and capabilities of their systems without increasing hardware costs.

Low Memory Costs

One of the major features of the Z-80 CPU is that it greatly reduces system memory costs. The expanded set of 158 software instructions results in a tremendous reduction in the memory required for any typical application. In addition, the Z-80 CPU provides all refresh and timing signals to directly drive dynamic memories so that the Z-80 LSI components can interface to most standard 4K dynamic memories with virtually no external logic. The Z-80 CPU uses a technique whereby the memory address is generated very early in memory cycles, permitting the high speed Z-80 CPU to operate with standard speed memories, again reducing system memory costs. The Z-80 CPU was designed to operate with standard memory products from any source since these devices will always be less expensive than custom memories designed for any particular microcomputer.

Low I/O Costs

The Z-80 LSI component set includes four general purpose programmable I/O circuits that contain all of the logic required to implement fast I/O transfers with minimal CPU overhead. These circuits have a built-in ripple priority interrupt control circuit (the device closest to the CPU has the highest priority) and all the logic necessary for nesting of interrupts to any level. Using the programmable features of these circuits, the user can configure the devices to interface with a wide range of peripheral devices with virtually no other external logic. These features make the peripheral device controllers in a Z-80 system much simpler and therefore lower in cost.

Low System Hardware Costs

The Z-80 component set requires very little support circuitry. All devices require a single +5 volt power supply and a single phase TTL clock. In addition, all control signals are directly compatible with I/O and memory devices so that system control circuits are not required. External interrupt control circuits are not required since these are included in every Z-80 I/O circuit. DMA circuits are generally not required due to an extremely fast interrupt response and powerful I/O block transfer capability within the CPU.

Low Development Costs

SGS-ATES offers more than a fully integrated line of LSI components. Everything is provided that is necessary for the user to easily develop his own proprietary system using the Z-80 components. This includes complete software packages, disk based development systems and training. For example, the expanded Z-80 software instruction set coupled with the easy to learn Z-80 assembly language and reference cards make assembly language programming much easier than previously possible. For larger programs, PL/Z may be used to speed up the development cycle, to enhance program documentation and to improve program maintainability.

CONTENTS

	Page
The Z80 Microcomputer	PRODUCT LINE
The Z80-CPU/Z80A-CPU	CENTRAL PROCESSING UNIT
The Z80-PIO/Z80A-PIO	PARALLEL INPUT/OUTPUT
The Z80-CTC/Z80A-CTC	COUNTER TIMER CIRCUIT
The Z80-DMA/Z80A-DMA	DIRECT MEMORY ACCESS CONTROLLER
The Z80–SIO	SERIAL INPUT/OUTPUT

Z-80 MICROCOMPUTER SUMMARY

Central Processor Unit/Z-80-CPU

- □ Single chip, N-channel processor
- □ 158 instructions Includes all 78 of the 8080A instructions with *total* software compatibility. New instructions include 4-, 8and 16-bit operations with more useful addressing modes.
- □ 17 internal registers (more than twice the 8080A registers), including two real index registers.
- □ Three modes of fast interrupt response plus a nonmaskable interrupt.
- □ Directly interfaces standard speed static or dynamic memories with virtually no external logic.
- \Box 1.6µs instruction execution speed.
- □ Single 5V supply and single-phase TTL Clock.
- Out-performs any other microcomputer in 4-4-, 8-, 16-bit applications.
- □ Requires 25% to 50% less memory space than the 8080A CPU.
- □ Up to 500% more throughput than the 8080A.
- □ TTL compatible tri-state data and address busses.

Interface and Control Circuits Parallel Input/Output Controller/Z-80-PIO

Programmable circuit that allows for a direct interface to a wide range of parallel interface peripherals without other external logic.

Serial Input/Output Controller/Z-80-SIO

Programmable circuit that allows for a direct interface to a wide range of serial interface peripherals without other external logic.

Counter Timer Circuit/Z-80-CTC


Contains four independent programmable counter timer circuits for control of real time events.

Direct Memory Access Controller/Z-80-DMA

Programmable circuit that can directly transfer data between the SIO or PIO and memory on a CPU cycle steal basis.

All Z-80 controllers have built in nested priority interrupt control and fast interrupt response capability (up to 6 times faster than the 8080A).

All Z-80 controllers monitor peripheral status to eliminate any type of CPU polling.



Z-80 COMPONENTS Introduction

The SGS-ATES third generation microcomputer components are the most advanced and comprehensive set of LSI microcomputer products available today. The major components in the Z-80 product line are an extremely high performance central processing unit (CPU), a programmable parallel input/output controller (PIO), a programmable serial input/output controller (SIO), a versatile counter timer circuit (CTC) and a high speed direct memory access controller (DMA).

All of the Z-80 components utilize the industry standard N-channel silicon gate technology to provide the highest density at the lowest cost. Depletion load technology is also used to provide high performance with a single 5V power supply.

The CPU, PIO, SIO and DMA are packages in standard 40-pin DIPs; the CTC comes in a standard 28-pin DIP. All require only a single 5V power supply plus the Z-80 single-phase TTL level clock.

Z-80 CPU

The Z-80 CPU is an extremely powerful, third generation CPU which incorporates a number of major features over the standard 8080A CPU while retaining total software compatibility. Major improvements include: \Box More than twice as many registers on the CPU chip, including two real index registers \Box Many more addressing modes \Box More than twice as many instructions \Box Three modes of extremely fast interrupt response \Box A separate non-maskable interrupt to a fixed location.

Another unique feature of the Z-80 CPU is its ability to generate all of the control signals for standard memory circuits. Static memories can be interfaced using only an external address decoder for chip selects. In addition the Z-80 CPU provides all of the refresh control for dynamic memories, and the Z-80 control bus timing signals are directly compatible with all widely used, standard speed, 18- and 22-pin 4K RAMs (16-pin 4K RAMs require only an external address multiplexer). Thus dynamic RAMs can be interfaced with virtually no additional external logic. This provides the user with the ability to easily interface to the lowest cost dynamic memories without reducing CPU operational speed.

By selecting the best standard memory for a given application, the user can reduce his product manufacturing costs, and the product development expenses will also be much lower.

The Z-80 CPU is designed to be totally software compatible with the standard 8080A microprocessor to facilitate the user's transition to the Z-80. By using the Z-80 component set and the most economical memory for the particular application, the user need only relayout any 8080 based design and use any existing software programs to obtain an immediate and very significant reduction in system hardware costs. A major advantage is that the same ROMs that are used in the 8080 system can be used in the Z-80 system. At a later date the software programs can be upgraded, taking advantage of the powerful Z-80 instruction set and the full capability of the Z-80 component set to obtain increased performance and even further cost reduction for memory components.

The Z-80 CPU is an extremely fast and versatile device. Full instruction cycle times for non-memory reference instructions are $1.6\mu s$ and the CPU responds to interrupts very rapidly (the 8080 requires up to 6 times as long to respond, and uses more than twice as much memory storage). This fast interrupt response, in conjunction with new I/O block transfer instructions, allows the CPU to directly control many peripherals without the costly use of DMA hardware and it greatly reduces the size of software routines required for peripheral control, again saving memory space and costs.

Probably the most important feature of the Z-80 microprocessor family is its repertoire of 158 software instructions. The original 78 instructions of the 8080A CPU are included using the same OP codes; thus, the Z-80 can execute 8080 or 8080A programs stored in existing ROMs. The Z-80 new software instructions provide an expanded capability for the user, such as: Additional addressing modes, including indexed and relative \Box Memory to memory block transfers and searches D Bit manipulation and testing in any register or memory location
Many new I/O instructions, including block I/O transfers
A wide range of memory or register rotates and shifts (logical and arithmetic)
Expanded 16-bit arithmetic Expanded BCD arithmetic.

Product Specification

Parallel Input/Output (PIO)

Z 80

Z 80A

The Z-80 PIO circuit uses an advanced interrupt driven, program controlled I/O transfer technique for easy handling of virtually any peripheral with a parallel interface. Without other logic, the PIO can interface most line printers, paper tape readers or punchers, card readers, keyboards, electronic typewriters and other similar devices.

The PIO contains all of the interrupt control logic necessary for nested priority interrupt handling with very fast response time. Thus additional interrupt control circuits are not needed and servicing time is minimized. The parallel I/O can handle two high speed I/O ports, and it interrupts the CPU after each I/O transfer is complete.

The PIO circuit include two independent ports, each with eight I/O lines and two handshake lines which are programmed by the CPU to operate in one of four modes: Byte output with interrupt driven handshake D Byte input with interrupt driven handshake
Bidirectional byte bus with interrupt driven handshake Control mode wherein any bit can be programmed as an input or output.

A major feature of the PIO is its ability to generate an interrupt on any bit pattern at the I/O pins, thus eliminating the need for the processor to constantly test I/O lines for a particular peripheral status condition. This feature greatly enhances the ability of the processor to easily handle peripherals, while also reducing software overhead.

Serial Input/Output (SIO)

The SIO circuit is a programmable I/O device similar in concept to the PIO, except that it is designed to handle peripherals with a serial data interface such as floppy disks, CRTs and communication terminals. Each SIO circuit can handle a full duplex serial I/O channel. The device will handle data that is asynchronous with 5- to 8-bit characters and with $1, 1\frac{1}{2}$ or 2 stop bits. The SIO will handle 5- to 8-bit synchronous data including IBM BiSync and SDL communication channels. CRC generation and parity checking are also included.

Counter Timer Circuit (CTC)

The CTC circuit contains four versatile clocks, each with its own nested priority interrupt control. All clocks have a minimum resolution of 8µs and can generate interrupts in the range of 8µs to 32 ms. The circuit may also be used in a mode in which it counts external events. Another major feature is that an interrupt can be programmed to occur after the occurrence of an external event. The four timing circuits greatly ease the CPU software handling requirements for many real-time control applications. For example, the CTC allows the implementation of a very low-cost TTY or CRT I/O port, and simple sector control of floppy disk subsystems.

Direct Memory Access Controller (DMA)

The DMA circuit is provided for those applications in which data must be transferred directly into memory at a very high rate rather than going through the central processor unit. This circuit is not needed for most applications due to the fast interrupt response and block transfer capabilities of the Z-80 CPU. However, in large systems applications with many high speed peripherals, such as floppy disks, communications channels, etc., the DMA circuit can greatly improve system performance by totally controlling block transfers between I/O circuits and the system memory.

The DMA circuit contains all control for four I/O circuits including a block length counter and a memory address pointer. The circuits also have a ripple priority chain so that virtually any number of DMA channels can be implemented. The DMA circuit communicates directly between the I/O circuits and the system memory after obtaining a DMA acknowledge signal from the CPU.

The SGS-ATES Z80 product line is a complete set of microcomputer components, development systems and support software. The Z80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

The Z80 and Z80A CPU's are third generation single chir microprocessors with unrivaled computational power. This increased computational power results in higher system through-put and more efficient memory utilization when compared to second generation microprocessors. In addition, the Z80 and Z80A CPU's are very easy to implement into a system because of their single voltage requirement plus all output signals are fully decoded and timed to control standard memory or peripheral circuits. The circuit is implemented using an N-channel, ion implanted, silicon gate MOS process.

Figure 1 is a block diagram of the CPU, Figure 2 details the internal register configuration which contains 208 bits of Read/Write memory that are accessible to the programmer. The registers include two sets of six general purpose registers that may be used individually as 8-bit registers or as 16-bit register pairs. There are also two sets of accumulator and flag registers. The programmer has access to either • 1.0 µs instruction execution speed. set of main or alternate registers through a group of exchange instructions. This alternate set allows foreground/ background mode of operation or may be reserved for very fast Interrupt response. Each CPU also contains a 16-bit stack pointer which permits simple implementation of


multiple level interrupts, unlimited subroutine nesting and simplification of many types of data handling.


The two 16-bit index registers allow tabular data manipulation and easy implementation of relocatable code. The Refresh register provides for automatic, totally transparent refresh of external dynamic memories. The I register is used in a powerful interrupt response mode to form the upper 8 bits of a pointer to a interrupt service address table, while the interrupting device supplies the lower 8 bits of the pointer. An indirect call is then made to this service address.


FEATURES

- Single chip, N-channel Silicon Gate CPU.
- 158 instructions-includes all 78 of the 8080A instructions with total software compatibility. New instructions include 4-, 8- and 16-bit operations with more useful addressing modes such as indexed, bit and relative. • 17 internal registers.
- Three modes of fast interrupt response plus a non-
- maskable interrupt. • Directly interfaces standard speed static or dynamic
- memories with virtually no external logic.
- Single 5 VDC supply and single-phase 5 volt Clock.
- Out-performs any other single chip microcomputer in 4-, 8-, or 16-bit applications.
- All pins TTL Compatible
- · Built-in dynamic RAM refresh circuitry.

Fig. 1 - Z80, Z80A CPU BLOCK DIAGRAM








The I The

Z 80-CPU **Z 80A-CPU**



Pin Description

Output, active low. RFSH indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to do a refresh read to all dynamic memories.

Output, active low. HALT indicates that the CPU has executed a HALT software instruction and is awaiting either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.

Input, active low. WAIT indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active.

Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled.

Input, active low. The non-maskable interrupt request line has a higher priority than INT and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. NMI automatically forces the Z-80 CPU to restart to location 0066H

Input, active low, RESET initializes the CPU as follows: reset interrupt enable flip-flop, clear PC and registers I and R and set interrupt to 8080A mode. During reset time, the address and data bus go to a high impedance state and all control oùtput signals go to the inactive state.


Input, active low. The bus request signal has a higher priority than NMI and is always recognized at the end of the current machine cycle and is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these busses.

Output, active low. Bus acknowledge is used to indicate to the requesting device Acknowledge) that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals

Timing Waveforms

INSTRUCTION OP CODE FETCH

The program counter content (PC) is placed on the address bus immediately at the start of the cycle. One half clock time later MREQ goes active. The falling edge of MREQ can be used directly as a chip enable to dynamic memories, RD when active indicates that the memory data should be enabled onto the CPU data bus. The CPU samples data with the rising edge of the clock state T_2 . Clock states T₃ and T₄ of a fetch cycle are used to refresh dynamic memories while the CPU is internally decoding and executing the instruction. The refresh control signal RFSH indicates that a refresh read of all dynamic memories should be accomplished.




Z 80-CPU

Z 80A-CPU

MEMORY READ OR WRITE CYCLES

Illustrated here is the timing of memory read or write cycles other than an OP code fetch (M1 cycle). The MREQ and RD signals are used exactly as in the fetch cycle. In the case of a memory write cycle, the MREO also becomes active when the address bus is stable so that it can be used directly as a chip enable for dynamic memories. The \overline{WR} line is active when data on the data bus is stable so that it can be used directly as a R/W pulse to virtually any type of semiconductor memory.




INPUT OR OUTPUT CYCLES

Illustrated here is the timing for an I/O read or I/O write operation. Notice that during I/O operations a single wait state is automatically inserted (Tw*). The reason for this is that during I/O operations this extra state allows sufficient time for an I/O port to decode its address and activate the WAIT line if a wait is required.

INTERRUPT REQUEST/ACKNOWLEDGE CYCLE

The interrupt signal is sampled by the CPU with the rising edge of the last clock at the end of any instruction. When an interrupt is accepted, a special M₁ cycle is generated. During this M1 cycle, the IORQ signal becomes active (instead of MREQ) to indicate that the interrupting device can place an 8-bit vector on the data bus. Two wait states (Tw*) are automatically added to this cycle so that a MI ripple priority interrupt scheme, such as the one used in the Z80 peripheral controllers, can be easily implemented.

RD



6

Z 80-CPU Z 80A-CPU

The following is a summary of the Z80, Z80A instruction d de set showing the assembly language mnemonic and the symbolic operation performed by the instruction. A more detailed listing appears in the Z80-CPU technical manual, and assembly language programming manual. The instructions L

are	divided into the following categ	ories:
	8-bit loads	Miscellaneous Group
	16-bit loads	Rotates and Shifts
	Exchanges	Bit Set, Reset and Test
	Memory Block Moves	Input and Output
	Memory Block Searches	Jumps
	8-bit arithmetic and logic	Calls
	16-bit arithmetic	Restarts
	General purpose Accumulator & Flag Operations	Returns

In the table the following terminology is used.

- b \equiv a bit number in any 8-bit register or memory location
- $cc \equiv flag condition code$
 - $NZ \equiv non zero$
 - $Z \equiv zero$
 - $NC \equiv non carry$ $C \equiv carry$
 - $PO \equiv Parity odd or no over flow$
 - $PE \equiv Parity even or over flow$
 - $P \equiv Positive$

8

 $M \equiv Negative (minus)$

ſ	Mnemonic	Symbolic Operation	Comments		Mnemonic	Symbolic Operation	Comments
-	LD r, s	r ← s	$s \equiv r, n, (HL),$ (1X+e), (1Y+e)	ES	LDI	$(DE) \leftarrow (HL), DE \leftarrow DE+1$ HL \leftarrow HL+1, BC \leftarrow BC-1	
	LD d, r	d ← r	$d \equiv (HL), r$ (IX+e), (IY+e)	MEMORY BLOCK MOVES	LDIR	$(DE) \leftarrow (HL), DE \leftarrow DE+1$ HL \leftarrow HL+1, BC \leftarrow BC-1	
	LD d, n	d ← n	$d \equiv (HL),$ (IX+e), (IY+e)	BLOC	LDD	Repeat until BC = 0 (DE) \leftarrow (HL), DE \leftarrow DE-1	
	LD A, s	A ← s	$s \equiv (BC), (DE),$ (nn), I, R	MORY	LDDR	$HL \leftarrow HL-1, BC \leftarrow BC-1$ $(DE) \leftarrow (HL), DE \leftarrow DE-1$	Sec. Sec.
	LD d, A	d ← A	$d \equiv (BC), (DE),$ (nn), I, R	IW.		HL \leftarrow HL-1, BC \leftarrow BC-1 Repeat until BC = 0	and the
	LD dd, nn	dd ← nn	$dd \equiv BC, DE,$ HL, SP, IX, IY	HES	CPI	A-(HL), HL \leftarrow HL+1- BC \leftarrow BC-1	•
	LD dd, (nn)	dd ← (nn)	$dd \equiv BC, DE, HL, SP, IX, IY$	SEARCHES	CPIR	A-(HL), HL \leftarrow HL+1 BC \leftarrow BC-1, Repeat	A-(HL) sets the flags only.
	LD (nn), ss	(nn) ← ss	$ss \equiv BC, DE,$ HL, SP, IX, IY		CPD	until BC = 0 or A = (HL) A-(HL), HL \leftarrow HL-1	A is not affected
110.0	LD SP, ss	SP ← ss	ss = HL, IX, IY	Y B	1919	$BC \leftarrow BC-1$	1.1.1.1.1.1.1
	PUSH ss	$(SP-1) \leftarrow ss_H: (SP-2) \leftarrow ss_L$	ss = BC, DE, HL, AF, IX, IY	MEMORY BLOCK	CPDR	A-(HL), HL \leftarrow HL-1 BC \leftarrow BC-1, Repeat	
200	POP dd	$dd_L \leftarrow (SP); dd_H \leftarrow (SP+1)$	dd = BC, DE, HL, AF, IX, IY	~		until $BC = 0$ or $A = (HL)$	
			пс, аг, іх, п		ADD s	$A \leftarrow A + s$	CY is the
2	EX DE, HL	DE ↔ HL		D	ADC s	$A \leftarrow A + s + CY$ $A \leftarrow A - s$	carry flag
C IDAWIN NY	EX AF, AF'	$AF \leftrightarrow AF'$		VLU	SUB s	$A \leftarrow A - s$ $A \leftarrow A - s - CY$	
	EXX	$\begin{pmatrix} BC \\ DE \end{pmatrix} \leftrightarrow \begin{pmatrix} BC' \\ DE' \end{pmatrix}$	Sec. Sec.	8-BIT	SBC s AND s	$A \leftarrow A \land s$	$s \equiv r, n, (HL)$ (IX+e), (IY+e)
2	areasting with	HL/ HL/	C. C. Markey	30	OR s	$A \leftarrow A \lor s$	
	EX (SP), ss	$(SP) \cdots ss_1 \cdot (SP+1) \cdots ss_H$	$ss \equiv HL, IX, IY$	Carlo	XORS	$A \leftarrow A \oplus s$	

Instruction Set

 \equiv any 8-bit destination register or memory location

= any 16-bit destination register or memory location

notation these are 0, 8, 16, 24, 32, 40, 48 and 56

'≡ 8-bit signed 2's complement displacement used in

 \equiv 8 special call locations in page zero. In decimal

 \equiv any 8-bit general purpose register (A, B, C, D, E,

= a bit in a specific 8-bit register or memory location

pointer to a memory location or I/O port number

Indexed

Register

Implied

Register Indirect

≡ any 8-bit source register or memory location

= any 16-bit source register or memory location

subscript "L" \equiv the low order 8 bits of a 16-bit register

subscript "H" \equiv the high order 8 bits of a 16-bit register

() \equiv the contents within the () are to be used as a

Addressing Modes implemented include combinations of

Immediate extended

Modified Page Zero

8-bit registers are A, B, C, D, E, H, L, I and R

16-bit register pairs are AF, BC, DE and HL

Relative

16-bit registers are SP, PC, IX and IY

the following: Immediate '

relative jumps and indexed addressing

≡ any 8-bit binary number

H. or L)

≡ any 16-bit binary number

n


r

S

sb

SS

nn




1.40	Mnemonic	Symbolic Operation	Comments
~		$Z \leftarrow \overline{s_b}$	Z is zero flag
S. R.		s _b ← 1	s ≡ r, (HL)
BIT	RES b, s	s _b ← 0	(IX+e), (IY+e)
-1	IN A, (n)	$A \leftarrow (n)$	C. S. Salar
1	IN r, (C)	r ← (C)	Set flags
100	INI	$(HL) \leftarrow (C), HL \leftarrow HL + 1$	1. 1. 1. 1. 1.
	L.C.	$B \leftarrow B - 1$	Long Start
	INIR	$(HL) \leftarrow (C), HL \leftarrow HL + 1$	
2.4	1	$B \leftarrow B - 1$ Repeat until B = 0	
A.	IND	$(HL) \leftarrow (C), HL \leftarrow HL - 1$	
H	In the second se	$B \leftarrow B - 1$	Sec. Alexand
TUAT OU DUTPUT	INDR	$(HL) \leftarrow (C), HL \leftarrow HL - 1$	1.
10		B ← B - 1	The Part of
QN	1. 1. 1. 4	Repeat until B = 0	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
	OUT(n), A	$(n) \leftarrow A$	South Real Providence
n du	OUT(C), r	$(C) \leftarrow r$	1.5
100	OUTI	$(C) \leftarrow (HL), HL \leftarrow HL + 1$ $B \leftarrow B - 1$	
12.8	OTIR	$(C) \leftarrow (HL), HL \leftarrow HL + 1$	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
		$B \leftarrow B \sim 1$	Part (
N. A.	Section Sec	Repeat until B = 0	- Martine
	OUTD	$(C) \leftarrow (HL), HL \leftarrow HL - 1$	Sale Sans
1995-	0755	B ← B - 1	2116 20 4
Can a	OTDR	$(C) \leftarrow (HL), HL \leftarrow HL - 1$ $B \leftarrow B - 1$	S. S. S. A. C.
		Repeat until $B = 0$	2112112
12.1	JP nn	PC ← nn	(NZ PO
	JP cc, nn	If condition cc is true	Z PE
13.6	10.000	PC ← nn, else continue	CC NC P
	JR e	PC ← PC + e	С М
SAMUL	JR kk, e	If condition kk is true	kk NZ NC
E S		$PC \leftarrow PC + e$, else continue	x Z C
	JP (ss)	PC ← ss	ss = HL, IX, IY
12	DJNZ e	$B \leftarrow B - 1$, if $B = 0$	Charles - And
1		continue, else PC \leftarrow PC + e	Contraction of the Section
1	CALL nn	$(SP-1) \leftarrow PC_H$ $(SP-2) \leftarrow PC \leftarrow PC \leftarrow pp$	NZ PO
CALLS	CALL cc, nn	$(SP-2) \leftarrow PC_L, PC \leftarrow nn$ If condition cc is false	CC Z PE
CA	CALL CO, III	continue, else same as	C NC P
1	C Martines	CALL nn	(C M
RTS	RST L	$(SP-1) \leftarrow PC_{H}$	Charles and
RESTARTS		$(SP-2) \leftarrow PC_L, PC_H \leftarrow 0$	13. 16. 18
RES		$PC_L \leftarrow L$	A SALAN AND A SALAN
1-	RET	$PC_{L} \leftarrow (SP),$	S. Alle
	DET	$PC_{H} \leftarrow (SP+1)$	
s	RET cc	If condition cc is false	NZ PO
RETURNS		continue, else same as RET	$ec \begin{cases} Z & PE \\ NC & P \end{cases}$
E	RETI	Return from interrupt,	C M
~			
RI	RETN	same as RET Return from non-	

maskable interrupt

9

RLD

RRD



Z80-CPU A.C. Characteristics

Signal	Symbol	Parameter	Min.	Max.	Unit	Test Condition	
0.00	tc	Clock Period	4	[12]	µsec	1 1	[12] $t_c = t_{w(\Phi H)} + t_{w(\Phi L)} + t_r + t_r$
19.78	t _w (Φ H)	Clock Pulse Width, Clock High	180	[E]	nsec		
Ф	t _w (Φ L)	Clock Pulse Width, Clock Low	180	2000	nsec		
	t _{ri f}	Clock Rise and Fall Time		30	nsec	A PARA SAN	
121.20	tD (AD)	Address Output Delay	unt.	145	nsec	1	
a - Coka	tF (AD)	Delay to Float	6.1	110	nsec	a start	
A0-15	tacm	Address Stable Prior to MREQ (Memory Cycle)	[1] [2]		nsec	$C_L = 50 \text{ pF}$	[1] $t_{acm} = t_{w}(\Phi H) + t_{f} - 75$ 75
0=15	tact	Address Stable Prior to IORQ, RD or WR (I/O Cycle)	[3]		nsec	Sur Sur	
- think	tca tcaf	Address Stable from RD, WR, IORQ or MREQ Address Stable From RD or WR During Float	[4]		nsec		[2] $t_{aci} = t_c - 80$
	tD (D)	Data Output Delay	200	230	nsec		[3] $t_{ca} = t_{W}(\Phi L) + t_{f} - 40$
1203-020	¹ E (D)	Delay to Float During Write Cycle	2.无法:	90	nsec		[4] $t_{caf} = t_{w(\Phi L)} + t_{r} - 60$
14	tSP (D)	Data Setup Time to Rising Edge of Clock During Ml Cycle	50	link of	nsec	C. C. C. S. C.	[4] $t_{caf} = t_w(\Phi L) + t_f = 00$
D0-7	tSΦ (D)	Data Setup Time to Falling Edge of Clock During M2 to M5	60	ti part	nsec	$C_L = 50 \text{ pF}$	$[5] t_{dcm} = t_c - 210$
181121	tdem	Data Stable Prior to WR (Memory Cycle	[5]	Service	nsec	T. M. Statistics	
See all	tdci	Data Stable Prior to WR (I/O Cycle)	[6]		nsec	S. M. S. M. F.	[6] $t_{dci} = t_{w(\Phi L)} + t_{r} - 210$
a fair	tedf	Data Stable From WR	[7]				[7] $t_{edf} = t_{w(\Phi L)} + t_{r} - 80$
No In	tH	Any Hold Time for Setup Time	0	A.S.A.	nsec	Spring of the	
121	IDLT (MR)	MREQ Delay From Falling Edge of Clock, MREQ Low	to Kina	100	nsec		
6.182.5	¹ DH ϕ (MR)	MREQ Delay From Rising Edge of Clock. MREQ High	Carlos and	100	nsec		日本自然 6月14日 19月1日 - 6月1日
MREQ	DHT (MR)	MREQ Delay From Falling Edge of Clock, MRE') High		100	nsec	$C_L = 50 pF$	a fair and a particular
11 A. F.	^t w (MRL)	Pulse Width, MREQ Low Pulse Width, MREQ High	[8]	G in	nsec	Carl State	[8] $t_{w(MRL)} = t_c - 40$
S 2. 62	^t w (MRH)	and the second	171		197.10	No. 1 Date	[9] $t_{W(MRH)} = t_{W(\Phi H)} + t_{f} - 30$
20.11	tDLΦ (IR)	IORQ Delay From Rising Edge of Clock, IORQ Low	12	90	nsec	14 1 1 1 1 1 1	
10 10	IDL (IR)			110	nsec nsec	$C_L = 50 pF$	Constant Colorado Constante
	tDHΦ (IR) tDHΦ (IR)	TORO Delay From Rising Edge of Clock, TORO High	12.71-	110	nsec	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	
N. 19		RD Delay From Rising Edge of Clock, RD Low		100	nsec	Stars Anthena	
	$^{t}DL\Phi(RD)$ $^{t}DL\overline{\Phi}(RD)$	RD Delay From Rising Edge of Clock, RD Low		130	nsec	C ₁ = 50pF	
RD	¹ DH Φ (RD)	RD Delay From Rising Edge of Clock, RD High	1.1.1.1.1.1.1.1	100	nsec	L - sobr	A SPACE OF THE SECTION OF
12.27	tDHT (RD)	RD Delay From Falling Edge of Clock, RD High	3 4 1	110	nsec	C. P. S. Marshell	A Distance States
	IDLO (WR)	WR Delay From Rising Edge of Clock, WR Low	- day	80	nsec	and the first	and the state of the second
WR	DLT (WR)	WR Delay From Falling Edge of Clock, WR Low	and and	90	nsec	$C_L = 50 pF$	A CARLES AND A CARLES OF
WR	1DHT (WR)	WR Delay From Falling Edge of Clock, WR High	Sugar S	100_	nsec		
	^t w (WRL)	Pulse Width, WR Low	[10]	4 A. 3	nsec	AND CARD	[10] $t_{w}(\overline{WRL}) = t_c - 40$
MI	¹ DL (M1)	MI Delay From Rising Edge of Clock, MI Low	1.57	130 130	nsec	$C_{I} = 50 pF$	ALL STRATE
	¹ DH (M1)	MI Delay From Rising Edge of Clock, MI High	N. F.S.			C. Testa market and	A Charles There
RFSH	DL (RF)	RFSH Delay From Rising Edge of Clock, RFSH Low RFSH Delay From Rising Edge of Clock, RFSH High	1	180	nsec	$C_L = 50 pF$	Contraction of the Contraction
	^t DH (RF)		70	1	1.10	Contraction in	1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.
WAIT	^t s (WT)	WAIT Setup Time to Falling Edge of Clock	/0		nsec		
HALT	¹ D (HT)	HALT Delay Time From Falling Edge of Clock	Sec. 2	300	nsec	C _L = 50pF	
INT	t _s (IT)	INT Setup Time to Rising Edge of Clock	80	122.71	nsec	1 Stration 1	
NMI	^t w (NML)	Pulse Width, NM1 Low	80	1	nsec	1942 98 88	
BUSRQ	^t s (BQ)	BUSRQ Setup Time to Rising Edge of Clock	80	-	nsec		
			35.9	120	nsec	Carl Internation	A CONTRACTOR
BUSAK	^t DL (BA)	BUSAK Delay From Rising Edge of Clock, BUSAK Low BUSAK Delay From Falling Edge of Clock, BUSAK High		110	nsec	$C_L = 50 pF$	Contraction of the second
15.11.5	^t DH (BA)	BUSAK Delay From Failing Edge of Clock, BUSAK High	1.1.1.1	110		and the second second	
RESET	ts (RS)	RESET Setup Time to Rising Edge of Clock	90	17.890	nsec	Charles and the	Contraction Street K.
ing a	^I F(C)	Delay to Float (MREQ, IORQ, RD and WR)		100	nsec	Sec. 19	
	+		IIII	1	nsec		

NOTES

A. Data should be enabled onto the CPU data bus when RD is active. During interrupt acknowledge data should be enabled when $\overline{\text{M1}}$ and $\overline{\text{IORQ}}$ are both active.

B. All control signals are internally synchromized, so they may be totally asynchronous with respect

to the cloc C. The RESET signal must be active for a minimum of 3 clock cycles

D. Output Delay vs. Loaded Capacitance

 $TA = 70^{\circ}C$ Vcc = +5V ±5% Add 10nsec delay for each 50pf increase in load up to a maximum of 200pf for the data bus & 100pf for address & control lines

F Although static by design, testing guarantees tw(\$\Phi\$H) of 200 µsec maximum

Z80A-CPU A.C. Characteristics

 $T_A = 0^{\circ}C$ to 70°C, $V_{cc} = +5V \pm 5\%$, Unless Otherwise Noted.

Signal	Symbol	Parameter	Min	Max	Unit	Test Condition	
She Con	10	Clock Period	.25	[12]	μsec	State Prestand	[12] $t_c = t_w(\Phi H) + t_w(\Phi L) + t_r + t_r$
þ	t _w (ΦH)	Clock Pulse Width, Clock High	110	IE]	пяес		
	ι _w (ΦL)	Clock Pulse Width, Clock Low	110	2000	nsec	ANT STORES	Ville State State State
	4r, f	Clock Rise and Fall Time	12.37	30	nsec		The The States
	¹ D (AD)	Address Output Delay	1. 1. 1. 1.	110	nsec	A-State Clark	the second states and
	¹ F (AD)	Delay to Float	1283.8	90	nsec		
A0-15	lacm	Address Stable Prior to MREQ (Memory Cycle)	111	1. 3 (2) - 19	nsec	$C_1 = 50 pF$	(1)
	laci	Address Stable Prior to IORQ, RD or WR (I/O Cycle)	[2]	12	nsec		[1] $t_{acm} = t_{w}(\Phi H) + t_{f} - 65$
	l'ca	Address Stable from RD, WR, IORQ or MREQ Address Stable From RD or WR During Float	[3]	1-16-20	nsec	CONTRACTOR S	[2] $t_{aci} = t_c - 70$
1	tcaf	Address Stable Flotti KD of WK During Float	141	1	insec	10000	A State of the state of the state of the state of the
	(D (D)	Data Output Delay	1	150	nsec	States - March	[3] $t_{ca} = t_{w}(\Phi L) + t_{r} - 50$
	^t F (D)	Delay to Float During Write Cycle Data Setup Time to Rising Edge of Clock During MI Cycle	35	90	nsec	and the second	1411 . +1 - 45
n	¹ SΦ (D)	Data Setup Time to Rising Edge of Clock During M1 Cycle Data Setup Time to Falling Edge of Clock During M2 to M5	50	-	nsec	$C_{I} = 50 p F$	[4] $t_{caf} = t_{w}(\Phi L) + t_{T} - 45$
D ₀₋₇	$^{1}S\overline{\Phi}(D)$	Data Stable Prior to WR (Memory Cycle)	151	1000	nsec	- CL - SOL	[5] $t_{dcm} = t_c - 170$
	^t dci	Data Stable Prior to WR (1/O Cycle)	161	1	nsec	A CARLES	dem te tro
	tedr	Data Stable From WR	171	a solo a	Hars I.	124000	[6] $t_{dci} = t_w(\Phi L) + t_r - 170$
	^t H	Any Hold Time for Setup Time	1.5.4	0	nsec	No. Charles	[7] $t_{cdf} = t_{w(\Phi L)} + t_{r} - 70$
Sat 15		MREO Delay From Falling Edge of Clock, MREO Low		85	nsec	and the second	(u) w(+L) I
	¹ DL • (MR) ¹ DH • (MR)	MREQ Delay From Rising Edge of Clock, MREQ Low	-	85	nsec	AND SUPPORT	
MREQ	¹ DH $\overline{\Phi}$ (MR)	MREQ Delay From Falling Edge of Clock, MREQ High	1	85	nsec	C _L = 50pF	and the second second
	tw (MRL)	Pulse Width, MREQ Low	[8]		nsec	12 1. S. S. S. S.	[8] $t_w (\overline{MRL}) = t_c - 30$
	^t w (MRH)	Pulse Width, MREQ High	[9]	1.8.1	nsec	1.	
25 28	^t DLΦ (IR)	IORQ Delay From Rising Edge of Clock, IORQ Low	1. 11	75	nsec	and the best	[9] $t_{w(MRH)} = t_{w(\Phi H)} + t_{f} - 20$
IORO	¹ DL • (IR)	IORQ Delay From Falling Edge of Clock, IORQ Low	A SPACE	85	nsec	$C_1 = 50 pF$	A STATE AND A STATE OF
IORQ	¹ DHΦ (1R)	IORQ Delay From Rising Edge of Clock, IORQ High	13 163	85	nsec		
	^t DH • (IR)	IORQ Delay From Falling Edge of Clock, IORQ High	19	85	nsec		
	DL¢ (RD)	RD Delay From Rising Edge of Clock, RD Low	1 and	85	nsec	1.000	
TD	1DL (RD)	RD Delay From Falling Edge of Clock, RD Low	38	95	nsec	$C_{L} = SOpF$	A CALLER AND A CALLER AND
	¹ DHΦ (RD)	RD Delay From Rising Edge of Clock, RD High	1. 1. 1.	85	nsec	L con	
	¹ DH (RD)	RD Delay From Falling Edge of Clock, RD High	1.12	85	nsec	L.F.C. MALL	
	DLA (WR)	WR Delay From Rising Edge of Clock, WR Low	ALC: N	65	nsec	and and	And State States and
WR .	DLT (WR)	WR Delay From Falling Edge of Clock, WR Low		80	nsec	$C_1 = 50 pF$	2.5元14.54至11.67的人们的
	1DHT (WR)	WR Delay From Falling Edge of Clock, WR High	1.000	80	nsec	L PON	
	tw (WRL)	Pulse Width, WR Low	(10)	a still	nsec	A starting	[10] $t_{w}(\overline{WRL}) = t_{c} -30$
MT	^t DL (M1)	MI Delay From Rising Edge of Clock, MI Low	411	100	nsec	$C_{I} = 50 pF$	(WRL) c
	^t DH (M1)	MI Delay From Rising Edge of Clock, MI High		100	nsec	-L	
RESH	¹ DL (RF)	RFSH Delay From Rising Edge of Clock, RFSH Low	247	130	nsec	$C_1 = 50 pF$	
KF 50	¹ DH (RF)	RFSH Delay From Rising Edge of Clock, RFSH High		120	nsec	CL-200	A STANDARD STANDARD
VAIT	Is (WT)	WAIT Setup Time to Falling Edge of Clock	70	1 12	nsec	H. B. Mail	
HALT	^t D (HT)	HALT Delay Time From Falling Edge of Clock	1. 3. State	300	nsec	C _L = S0pF	And Arth State
William .	¹ s (IT)	INT Setup Time to Rising Edge of Clock	80	N Rate	nsec	1.000	
INT		Pulse Width, NMI Low	80	Stat at	nsec	1.1.1	
		a way treater, 19911 LOW	-	177	nsec		
IMI	^t w (NML)				nsec	1 1 1 1 1 1 1 1	
NMI	^t w (NML) ^t s (BQ)	BUSRQ Setup Time to Rising Edge of Clock	50		-	the second states as	
NMI BUSRQ		BUSRQ Setup Time to Rising Edge of Clock BUSAK Delay From Rising Edge of Clock, BUSAK Low BUSAK Delay From Falling Edge of Clock, BUSAK High	50	100	nsec nsec	C _L = SOpF	
INT NMI BUSRQ BUSAK RESET	^t s (BQ) ^t DL (BA)	BUSAK Delay From Rising Edge of Clock, BUSAK Low	50 60		10222	C _L = 50pF	
NMĪ BUSRQ BUSAK	^t s (BQ) ^t DL (BA) ^t DH (BA)	BUSAK Delay From Rising Edge of Clock, BUSAK Low BUSAK Delay From Falling Edge of Clock, BUSAK High	4.32		nsec	C _L = SOpF	

NOTES:

A. Data should be enabled onto the CPU data bus when $\overline{\text{RD}}$ is active. During interrupt acknowledge data should be enabled when $\overline{\text{M1}}$ and $\overline{\text{IORO}}$ are both active. B. All control signals are internally synchronized, so they may be totally asynchronous with respect

An control spin and the section of a minimum of 3 clock cycles.
 D. Output Delay vs. Loaded Capacitance
 Section 2014 Section 2014 Section 2014

 $TA = 70^{\circ}C$ Vcc = +5V ±5%


Add 10nsec delay for each 50pf increase in load up to maximum of 200pf for data bus and 100pf for address & control lines.

E. Although static by design, testing guarantees $t_{w(\Phi H)}$ of 200 µsec maximum

Load circuit for Output

Z 80-CPU


Z 80A-CPU



10



A.C. Timing Diagram



Absolute Maximum Ratings

Temperature Under Bias	Specified operating range
Storage Temperature	-65°C to +150°C
Voltage On Any Pin with Respect to Ground	-0.3V to +7V
Power Dissipation	1.5W

Note: For Z80-CPU all AC and DC characteristics remain the same for the military grade parts except I_{cc} . I_{cc} = 200 mA

* Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Z80-CPU D.C. Characteristics

 $T_A = 0^{\circ}C$ to 70°C, $V_{cc} = 5V \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3		0.45	v	
VIHC	Clock Input High Voltage	Vcc-0.6	Ext.	Vcc+0.3	v	S. C. D. S. S.
VIL	Input Low Voltage	-0.3	all ar	0.8	v	
VIH	Input High Voltage	2		Vcc	v	a sa barre
VOL	Output Low Voltage	Sec. 1	1	0.4	v	I _{OL} = 1.8 mA
VOH	Output High Voltage	2.4	1.5	20 AV	v	I _{OH} = -250 μA
ICC	Power Supply Current	and and		150	mA	Child Start
LI	Input Leakage Current	Angela		10	μA	VIN= 0 to Vcc
LOH	Tri-State Output Leakage Current in Float		3.5.	10	μA	VOUT= 2.4 to Vc
LOL	Tri-State Output Leakage Current in Float	No.		-10	μA	V _{OUT} = 0.4V
ILD	Data Bus Leakage Current in Input Mode	al E	1600	±10	μA	$0 < V_{IN} < V_{cc}$

Capacitance

 $T_A = 25^{\circ}C$, f = 1 MHz, unmeasured pins returned to ground

Z 80-CPU Z 80A-CPU

Symbol	Parameter	Max.	Unit
Co	Clock Capacitance	35	pF
CIN	Input Capacitance	5	pF
COUT	Output Capacitance	10	pF

Z80A-CPU D.C. Characteristics

 $T_A = 0^{\circ}C$ to 70°C, $V_{cc} = 5V \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3		0.45	v	
VIHC	Clock Input High Voltage	Vcc-0.6	1	Vcc+0.3	v	
VIL	Input Low Voltage	-0,3	No.	0.8	v	
VIH	Input High Voltage	2		Vcc	v	
VOL	Output Low Voltage	The P	Sec.	0.4	v	I _{OL} = 1.8 mA
VOH	Output High Voltage	2.4		the Sol	v	I _{OH} = -250 µA
ICC	Power Supply Current		90	200	mA	
ILI	Input Leakage Current	all the		10	μA	VIN=0 to V _{cc}
LOH	Tri-State Output Leakage Current in Float	Aside	1223	10	μA	VOUT= 2.4 to V _{cc}
LOL	Tri-State Output Leakage Current in Float			-10	μA	VOUT= 0.4V
ILD	Data Bus Leakage Current in Input Mode			±10	μA	0 < VIN < Vcc

Capacitance

 $T_A = 25^{\circ}C$, f = 1 MHz; unmeasured pins returned to ground

Symbol	Parameter	Max.	Uni
Cφ	Clock Capacitance	35	pF
CIN	Input Capacitance	5	pF
COUT	Output Capacitance	10	pF

Z 80-CPU Z 80A-CPU

Z 80-PI0 Z 80A-PI0

Package Configuration



ORDERING NUMBERS:

 Z80-CPU
 D1
 for dual in-line ceramic slam package

 Z80A-CPU
 B1
 for dual in-line plastic package


 Z80A-CPU
 D1
 for dual in-line ceramic slam package

 Z80A-CPU
 D1
 for dual in-line plastic package


 C80A-CPU
 D1
 for dual in-line plastic package

MECHANICAL DATA (dimensions in mm)

40-PIN CERAMIC DUAL IN-LINE SLAM PACKAGE



40-PIN PLASTIC DUAL IN-LINE PACKAGE



The SGS-ATES Z80 product line is a complete set of microcomputer components, development systems and support software. The Z-80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

Product Specification

The Z-80 Parallel I/O (PIO) Interface Controller is a programmable, two port device which provides TTL compatible interfacing between peripheral devices and the Z80-CPU. The Z80-CPU configures the Z80-PIO to interface with standard peripheral devices such as tape punches, printers, keyboards, etc.

Structure

- N-Channel Silicon Gate Depletion Load technology
- 40 Pin DIP
- Single 5 volt supply
- Single phase 5 volt clock
- Two independent 8-bit bidirectional peripheral interface ports with "handshake" data transfer control

Features

- Interrupt driven "handshake" for fast response
- Any one of the following modes of operation may be
 - selected for either port: Byte output Byte input


Byte bidirectional bus (available on Port A only) Bit Mode

- Programmable interrupts on peripheral status conditions.
- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic.
- Eight outputs are capable of driving Darlington transistors.
- All inputs and outputs fully TTL compatible.

PIO Architecture

A block diagram of the Z80-PIO is shown in figure 3. The internal structure of the Z80-PIO consists of a Z80-CPU bus interface, internal control logic, Port A I/O logic, Port B I/O logic, and interrupt control·logic. A typical application might use Port A as the data transfer channel and Port B for the status and control monitoring.

The Port I/O logic is composed of 6 registers with "handshake" control logic as shown in figure 4. The registers include: an 8-bit input register, an 8-bit output register, a 2-bit mode control register, an 8-bit mask register, an 8-bit input/output select register, and a 2-bit mask control register. The last three registers are used only when the port has been programmed to operate in the bit mode.





Machine Cycle One Signal from CPU (input,

Input/Output Request from Z80-CPU (input,

1 C. L. C. ... d. . 790 CDU (innu

active low)

active low)

Register Description

Mode Control Register-2 bits, loaded by CPU to select the operating mode: byte output, byte input, byte bidirectional bus or bit mode.

Z 80-PI0

Z 80A-PIO


- Data Output Register-8 bits, permits data to be transferred from the CPU to the peripheral.
- Data Input Register-8 bits, accepts data from the peripheral for transfer to the CPU.
- Mask Control Register-2 bits, loaded by the CPU to specify the active state (high or low) of any peripheral device

interface pins that are to be monitored and, if an interrupt should be generated when all unmasked pins are active (AND condition) or, when any unmasked pin is active (OR condition).


Mask Register-8 bits, loaded by the CPU to determine which peripheral device interface pins are to be monitored for the specified status condition.

Input/Output Select Registar-8 bits, loaded by the CPU to allow any pin to be an output or an input during bit mode operation.

Fig. 4 - A TYPICAL PORT I/O BLOCK DIAGRAM



Z80-PIO Pin Description



- Z80-CPU Data Bus (bidirectional, tristate) D7-D0 B/A Sel Port B or A Select (input, active high) C/D Sel Control or Data Select (input, active high) CE Chip Enable (input, active low) db.
- System Clock (input)

Timing Waveforms


OUTPUT MODE

An output cycle is always started by the execution of an output instruction by the CPU. The WR pulse from the CPU latches the data from the CPU data bus into the selected port's output register. The write pulse sets the ready flag after a low going edge of Φ , indicating data is available. Ready stays active until the positive edge of the strobe line is received indicating that data was taken by the peripheral. The positive edge of the strobe pulse generates an INT if the interrupt enable flip flop has been set and if this device has the highest priority.

INPUT MODE

When STROBE goes low data is loaded into the selected port input register. The next rising edge of strobe activates INT if interrupt enable is set and this is the highest priority requesting device. The following falling edge of Φ resets Ready to an inactive state, indicating that the input register is full and cannot accept any more data until the CPU completes a read. When a read is complete the positive edge of RD will set Ready at the next low going transition of Φ . At this time new data can be loaded into the PIO.

RD	Read Cycle Status from the Z80-CPU (input, active low)
IEI	Interrupt Enable In (input, active high)
IEO	Interrupt Enable Out (output, active high). IEI and IEO form a daisy chain connection for priority interrupt control.
INT	Interrupt Request (output, open drain, active low)
A ₀ -A ₇	Port A Bus (bidirectional, tristate)
A STB	Port A Strobe Pulse from Peripheral Device (input, active low)
A RDY	Register A Ready (output, active high)
B ₀ -B ₇	Port B Bus (bidirectional, tristate)
B STB	Port B Strobe Pulse from Peripheral Device (input, active low)
B RDY	Register B Ready (output, active high)



STROBE PORT INPLI RBITS READY INT RD MODE 1 (INPUT) TIMING RD* = RD · CE · C/D · IORQ

Z 80-PI0 Z 80A-PI0

Timing Waveforms (continued)

BIDIRECTIONAL MODE

This is a combination of modes 0 and 1 using all four handshake lines and the 8 Port A I/O lines. Port B must be set to the Bit Mode. The Port A handshake lines are used for output control and the Port B lines are used for input <u>control</u>. Data is allowed out onto the Port A bus only when A STB is low. The rising edge of this strobe can be used to latch the data into the peripheral.

BIT MODE

The bit mode does not utilize the handshake signals and a normal port write or port read can be executed at any time. When writing, the data will be latched into the output registers with the same timing as the output mode.

When reading the PIO, the data returned to the CPU will be composed of output register data from those port data lines assigned as outputs and input register data from those port data lines assigned as inputs. The input register will contain data which was present immediately prior to the falling edge of \overline{RD} . An interrupt will be generated if interrupts from the port are enabled and the data on the port data lines satisfy the logical equation defined by the 8-bit mask and 2-bit mask control registers.

INTERRUPT ACKNOWLEDGE


During $\overline{\text{MI}}$ time, peripheral controllers are inhibited from changing their interrupt enable status, permitting the $\overline{\text{INT}}$ Enable signal to ripple through the daisy chain. The peripheral with IEI high and IEO low during $|\overline{\text{NTA}}$ will place a preprogrammed 8-bit interrupt vector on the data bus at this time. IEO is held low until a return from interrupt (RETI) instruction is executed by the CPU while IEI is high. The 2-byte RETI instruction is decoded internally by the PIO for this purpose.


RETURN FROM INTERRUPT CYCLE

If a Z80 peripheral device has no interrupt pending and is not under service, then its IEO=IEI. If it has an interrupt under service (i.e., it has already interrupted and received an interrupt acknowledge) then its IEO is always low, inhibiting lower priority chips from interrupting. If it has an interrupt pending which has not yet been acknowledged, IEO will be low unless an "ED" is decoded as the first byte of a two byte opcode. In this case, IEO will go high until the next opcode byte is decoded, whereupon it will again go low. If the second byte of the opcode was a "4D" then the opcode was an RET1 instruction.

After an "ED" opcode is decoded, only the peripheral device which has interrupted and is currently under service will have its IEI high and its IEO low. This device is the highest priority device in the daisy chain which has received an interrupt acknowledge. All other peripherals have IEI=IEO. If the next opcode byte decoded is "4D", this peripheral device will reset its "interrupt under service" condition.

* PORT STATE BUS PORT DATA WORD 1 DATA WORD 1 DATA WORD 2 DA






PIO Programming


LOAD INTERRUPT VECTOR

The Z80-CPU requires an 8-bit interrupt vector be supplied by the interrupting device. The CPU forms the address for the interrupt service routine of the port using this vector. During an interrupt acknowledge cycle the vector is placed on the Z-80 data bus by the highest priority device requesting service at that time. The desired interrupt vector is loaded into the PIO by writing a control word to the desired port of the PIO with the following format.



SELECTING AN OPERATING MODE

When selecting an operating mode, the 2-bit mode control register is set to one of four values. These two bits are the most significant bits of the register, bits 7 and 6; bits 5 and 4 are not used while bits 3 through 0 are all set to 1111 to indicate "set mode."



X=unused bit

Mode	M ₁	MO
Output	0	0
Input	0	1
Bidirectional	1	0
Bit	1	1

MODE 0 active indicates that data is to be written from the CPU to the peripheral.

- MODE 1 active indicates that data is to be read from the peripheral to the CPU.
- MODE 2 allows data to be written to or read from the peripheral device.

MODE 3 is intended for status and control applications. When selected, the next control word must set the I/O Register to indicate which lines are to be input and which lines are to be output.

I/O = 1 sets bit to input. I/O = 0 sets bit to output.

INTERRUPT CONTROL

Bit 7 = 1

Bit 7 = 0

Bits 6,5,4

Bits 3,2,1

	in			ole is se o be ge			
	in					reset and enerated	
4 	ar	opera		other		iterrupt ney are	
,0	siį			is con ontrol		word is	ar
D6	D5	D4	D3	D2	DI	DO	

Z 80-PIO Z 80A-PIO

D7	D6	D5	D4	D3	D2	DI	D
Enable Interrupt	AND: OR	High/ Low	Mask follows	U	1	1	1

If the "mask follows" bit is high (D4 = 1), the next control word written to the port must be the mask.

D7	D6	D5	D4	D3	D2	DI	DO
MB ₇	MB ₆	MBS	MB4	MB ₃	MB ₂	MB	MB

Only those port lines whose mask bit is a 0 will be monitored for generating an interrupt.

The interrupt enable flip-flop of a port may be set or reset without modifying the rest of the interrupt control word by the following command.

D7	Do	D5	D4	D3	D2	D1	DO
Int Enable	х	x	x	0	0	1	1

19

Z 80-PI0 **Z 80A-PIO**

 $TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted

Z80-PIO A.C. Characteristics

It DI (D) tr (D) tr (D) Data Output Delay from Falling Edge of IORO During INTA Cycle. 340 nsec [3] IEI tr (D) Delay to Floating Bus (Output Buffer Disable Time) 160 nsec [5] IEI tS (IEI) IEI Set: Up Time to Falling Edge of IORO During INTA Cycle 140 nsec [5] IEO tDH (IO) IEO Delay to Floating Edge of IEI 210 nsec [5] IEO tEO Delay tom Falling Edge of IEI 200 nsec [5] IEO tSp (IR) IORO Set: Up Time to Rising Edge of 4D uring Read or Write Cycle 250 nsec [5] MI tSp (IR) IORO Set: Up Time to Rising Edge of 4 During INTA or MI 210 nsec [5] RD tSp (RD) RD Set: Up Time to Rising Edge of 4 During Read or Write Cycle 220 nsec [5] RD tSp (RD) RD Set: Up Time to Rising Edge of 4 During Read or MI 240 nsec [6] RD tSp (RD) RD Set: Up Time to Rising Edge of STROBE (Mode 1) 260 nsec [5] RD tSp (RD) Port Data Set: Up Time to Rising Edge of STROBE 230 nsec [5] <tr< th=""><th>COMMENTS</th><th>UNIT</th><th>MAX</th><th>MIN</th><th>PARAMETER</th><th>SYMBOL</th><th>SIGNAL</th></tr<>	COMMENTS	UNIT	MAX	MIN	PARAMETER	SYMBOL	SIGNAL
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	*	nsec	[1]	400	Clock Period	te	19. 19. 19
Image:		' nsec	2000	170	Clock Pulse Width, Clock High		
t_r, t_f Clock Rise and Fall Times30nsec t_r, t_f Any Hold Time for Specified Set-Up Time0nsec t_h Any Hold Time for Specified Set-Up Time0nsecCS, \overline{CE} $t_{S\Phi}$ (CS)Control Signal Set-Up Time to Rising Edge of Φ During Read280nsec D_0 -D7 t_{DR} (D)Data Output Delay from Falling Edge of Φ During Write or $\overline{M1}$ 50430nsec D_0 -D7 t_{DR} (D)Data Output Delay from Falling Edge of Φ During Write or $\overline{M1}$ 50430nsec D_0 -D7 t_{DI} (D)Data Set-Up Time to Rising Edge of Φ During INTA50430nsec t_{D1} (D)Delay to Floating Bus (Output Buffer Disable Time)160nsec[3]IEI t_{S} (IEI)IEI Set-Up Time to Falling Edge of IORO During INTA Cycle140nsecIEO t_{O} (IC)IEO Delay Time from Rising Edge of IEI190nsec[5]IEO t_{O} (IC)IEO Delay Time from Rising Edge of Φ During Read or Write260nsec[5]IORO $t_{S\Phi}$ (IR)IORG Set-Up Time to Rising Edge of Φ During Read or $\overline{M1}$ 210nsec[5] $\overline{M1}$ $t_{S\Phi}$ (RD)RD Set-Up Time to Rising Edge of Φ During Read or $\overline{M1}$ 240nsec[5] $\overline{M1}$ $t_{S\Phi}$ (IR)IORG Set-Up Time to Rising Edge of Φ During Read or $\overline{M1}$ 240nsec[5] $\overline{M1}$ $t_{S\Phi}$ (IR)RD Set-Up Time to Rising Edge of Φ During Read or $\overline{M1}$ 240nsec[5] $M0$		and the second s					
CS, CE 150 Control Signal Set-Up Time to Rising Edge of 4 ⁻ During Read 280 nsec CS, CE 150+(CS) Control Signal Set-Up Time to Rising Edge of 4 ⁻ During Read 280 nsec [2] D0-D7 150+(D) Data Output Delay from Falling Edge of AD 50 430 nsec [2] D0-D7 150+(D) Data Output Delay from Falling Edge of AD 50 340 nsec [2] 150+(D) Data Output Delay from Falling Edge of IORO During INTA 50 340 nsec [3] 1EI 151+(D) Delay to Floating Bus (Output Buffer Disable Time) 140 nsec [5] 1EO 150+(ID) IEI Delay Time from Falling Edge of IORO During INTA Cycle 140 nsec [5] 1EO 150+(IO) IEO Delay Time from Falling Edge of IEI 190 nsec [5] [5] [5] 1EO 150+(IO) IEO Delay Time from Falling Edge of MI (Interrupt Occurring Just 300 nsec [5] [5] 1EO 150+(IR) IORO Set-Up Time to Rising Edge of 4 ⁻ During Read or MI 210 nsec [5] [5] 1EO 150+(IR)				1000	Clock Rise and Fall Times		1.13.2
ETC. Or (Not) or Write Cycle Image: Cycle insection of the cy		nsec	2	0	Any Hold Time for Specified Set-Up Time	t _h	
$D_{Q}-D_{7}$ $T_{SP}(D)$ Data Set: Up Time to Rising Edge of Φ During Write or $\overline{M1}$ 50nsec $C_{L} = [3]$ $D_{Q}-D_{7}$ $T_{D}(D)$ Data Output Delay from Falling Edge of \overline{IORO} During INTA Cycle. Delay to Floating Bus (Output Buffer Disable Time)160nsec[3]IEI $T_{F}(D)$ Delay to Floating Bus (Output Buffer Disable Time)140nsec[3]IEI $T_{S}(EI)$ IEI Set: Up Time to Falling Edge of \overline{IORO} During INTA Cycle140nsec[5]IEO $^{1}OH(I0)$ IEO Delay Time from Rising Edge of IEI IEO Delay from Falling Edge of Ri Prior to $\overline{M1}$ Set. Up Time to Rising Edge of HEI IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Prior to $\overline{M1}$) See Note A.250nsec[5]IORO $T_{SP}(M1)$ $\overline{M1}$ Set. Up Time to Rising Edge of Φ During Read or $\overline{M1}$ 210nsec[6] $\overline{M1}$ $T_{SP}(M1)$ $\overline{M1}$ Set. Up Time to Rising Edge of Φ During Read or $\overline{M1}$ 240nsec[6] $\overline{M1}$ $T_{SP}(RD)$ \overline{P} for that Output Delay from Falling Edge of \overline{STROBE} 260nsec[5] $\overline{M1}$ $T_{SP}(PD)$ \overline{P} for that Set. Up Time to Rising Edge of \overline{STROBE} 260nsec[5] $\overline{M0}$ $T_{SP}(PD)$ \overline{P} for that Set. Up Time to Rising Edge of \overline{STROBE} 260nsec[5] $\overline{M0}$ $T_{SP}(PD)$ \overline{P} for that Set. Up Time to Rising Edge of \overline{STROBE} 200nsec[5] $\overline{M0}$ $T_{SP}(PD)$ \overline{P} rot Data Set. Up Time to Rising Edge of \overline{STROBE} 200nsec		nsec		280		^t SΦ (CS)	
D0-D7 IVDI(D) Cycle Data Output Delay from Falling Edge of IORO During INTA 340 nsec [3] IEI IVDI(D) LEI Set Up Time to Floating Bus (Output Buffer Disable Time) 160 nsec [3] IEI IVS (IEI) IEI Set Up Time to Falling Edge of IORO During INTA Cycle 140 nsec [5] IEO IVDI (IO) IEO Delay Time from Rising Edge of IEI 210 nsec [5] IEO IVDI (IO) IEO Delay Time from Falling Edge of IEI 190 nsec [5] IEO IVDI (IO) IEO Delay Time from Falling Edge of IEI 190 nsec [5] IEO IEO Delay Time trom Falling Edge of MI (Interrupt Occurring Just 300 nsec [5] IEO ISORO Set: Up Time to Rising Edge of 4 During Read or Write 250 nsec [5] MI tSop (IRI) MI Set: Up Time to Rising Edge of 4 During INTA or MI 210 nsec [5] RD tSop (RD) RD Set: Up Time to Rising Edge of STROBE 240 nsec [5] RD tSop (RD) Port Data Set: Up Time to Rising Edge of STROBE 200 nsec [5]	[2]	nsec	430		Data Output Delay from Falling Edge of RD	^t DR (D)	for the
IDI (D) tr (D) tr (D) Data Output Delay from Falling Edge of IORO During INTA Cycle. 340 nsec [3] IEI IF (D) Delay to Floating Bus (Output Buffer Disable Time) 160 nsec [5] IEI IS (IEI) IEI Set: Up Time to Falling Edge of IORO During INTA Cycle 140 nsec [5] IEO ¹ OH (IO) 1DH (IO) IEO Delay Time from Rising Edge of IEI IEO Delay from Falling Edge of MI (Interrupt Occurring Just 210 nsec [5] IEO ¹ So (IRI) IEO Delay from Falling Edge of 4D During Read or Write Cycle 250 nsec [5] IORO 1So (IRI) IORG Set: Up Time to Rising Edge of 4D During Read or Write Cycle. 250 nsec [5] MI tsge (IRI) IORG Set: Up Time to Rising Edge of 4D During Read or MI 240 nsec [5] RD tsge (RD) RD Set: Up Time to Rising Edge of STROBE 260 nsec [5] RD tsge (RD) Port Data Set: Up Time to Rising Edge of STROBE 260 nsec [5] RD tsge (RD) Port Data Set: Up Time to Rising Edge of STROBE 200 nsec [5] RD tsge (RD) Port Data Set: Up T	0 50 4	nsec		50			
Cycle. Cycle. Delay to Floating Bus (Output Buffer Disable Time) 160 nsec IEI 15 (IEI) IEI Set-Up Time to Falling Edge of IORQ During INTA Cycle 140 nsec 150 IEO ¹ DH (IO) IEO Delay Time from Rising Edge of IEI 190 nsec 150 IEO ¹ DH (IO) IEO Delay Time from Falling Edge of IEI 190 nsec 150 IEO ¹ DM (IO) IEO Delay Time from Falling Edge of MI (Interrupt Occurring Just Prior to MI) See Note A. 300 nsec 151 IORQ 150 (IR) IORQ Set-Up Time to Rising Edge of 4 During Read or Write Cycle 250 nsec 150 MI 154 (IR) MI Set-Up Time to Rising Edge of 4 During INTA or MI 210 nsec 150 RD tSop (IR) RD Set-Up Time to Rising Edge of 4 During Read or MI 240 nsec 150 RD tSop (RD) RD Set-Up Time to Rising Edge of 5TROBE 260 nsec 151 MI tSop (PD) Port Data Set-Up Time to Rising Edge of STROBE 200 nsec 151 AgrAr, Bg-Br tS	CL = 50 pf [3]	nsec	340	2.2		to1 (D)	00-07
IEI 15 (IEI) IEI Set Up Time to Falling Edge of IORO During INTA Cycle 140 nsec IED ¹ DH (I0) IEO Delay Time from Rising Edge of IEI 210 nsec (5) IED ¹ DH (I0) IEO Delay Time from Falling Edge of IEI 300 nsec (5) IED ¹ DM (I0) IEO Delay Time to Rising Edge of MI (Interrupt Occurring Just Prior to MI) See Note A. 300 nsec (5) IORO 15s\$ (IR) IORO Set-Up Time to Rising Edge of 4 During Read or Write 250 nsec (5) MI tsp (IR) IORO Set-Up Time to Rising Edge of 4 During INTA or MI 210 nsec (5) RD tsp (RD) RD Set-Up Time to Rising Edge of 4 During Read or MI 240 nsec (5) RD tsp (RD) RD Set-Up Time to Rising Edge of 5TROBE 260 nsec (5) Aq:A7, Bg:B7 tsp (PD) Port Data Set-Up Time to Rising Edge of STROBE 260 nsec (5) Aq:A7, Bg:B7 tsp (PD) Port Data Set-Up Time to Rising Edge of STROBE 200 nsec (5) Aq:A7, Bg:B7 tsp (PD) Port Data Set-Up Time to Rising Edge of IORO During WR 200		1 1 L 1 2	1.31.21		Cycle.	5.107	S Langer
IEO ICO Delay Time to Rising Edge of IDIC During INTR Cycle IND Insec [5] IEO ¹ DH (IO) IEO Delay Time from Rising Edge of IEI 210 Insec [5] IEO ¹ DH (IO) IEO Delay Time from Falling Edge of IEI 210 Insec [5] IEO IEO Delay Time from Falling Edge of M1 (Interrupt Occurring Just 290 Insec [5] IORQ 1S\$ (IR) IORG Set-Up Time to Rising Edge of 4 During Read or Write 250 Insec [5] MI ts\$ (IR) IORG Set-Up Time to Rising Edge of 4 During INTA or M1 210 Insec [5] MI ts\$ (RD) RID Set-Up Time to Rising Edge of 4 During Read or M1 240 Insec [5] RD ts\$ (RD) RD Set-Up Time to Rising Edge of STROBE 260 Insec [5] AO-A7, ts (PD) Port Data Set-Up Time to Rising Edge of STROBE 260 Insec [5] AO-A7, ts (PD) Port Data Set-Up Time to Rising Edge of IORD During WR 200 Insec [5] AO-A7, ts (PD) Port Data Set-Up Time to Rising Edge of IORD During WR 200 Insec [5]		nsec	160		Delay to Floating Bus (Output Buffer Disable Time)	^t F (D)	and the second
IEO IEO Delay Time from Falling Edge of IEI 190 nsec [5] C IEO IEO Delay Time from Falling Edge of M1 (Interrupt Occurring Just IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Pro'r to M1) See Note A. 190 nsec [5] C IORO tSde (IR) IORO Set-Up Time to Rising Edge of 4 During Read or Write Cycle 250 nsec [5] M1 tSde (IR) IORO Set-Up Time to Rising Edge of 4 During INTA or M1 210 nsec [5] M1 tSde (M1) M1 Set-Up Time to Rising Edge of 4 During Read or Write Cycle 210 nsec [5] RD tSde (RD) RD Set-Up Time to Rising Edge of 4 During Read or M1 240 nsec [5] RD tSge (RD) Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) 260 nsec [5] AgrA7. tS (PD) Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) 260 nsec [5] AgrB7 tF (PD) Port Data Stable from Rising Edge of IORO During WR 200 nsec [5] AgrB7 tF (PD) Port Data Stable from Rising Edge of STROBE 150 nsec [5] AgrB7 tF (PD) Pulse Width, STROBE	1. 1. 15	nsec	200 - 100 -	140	IEI Set-Up Time to Falling Edge of IORQ During INTA Cycle	^t S (IEI)	IEI
I*DM (IO) IEO Delay from Falling Edge of MT (Interrupt Occurring Just Prior to MT) See Note A. 300 msec [5] IORQ tsp (IR) IORQ Set-Up Time to Rising Edge of 4 During Read or Write Cycle 260 nsec	[5]	nsec	210	14	IEO Delay Time from Rising Edge of IEI	tDH (IO)	
¹ DM (10) IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Prior to M1) See Note A. 300 nsec [5] IORQ tsp (1R) IORQ Set-Up Time to Rising Edge of 4 During Read or Write Cycle 250 nsec [5] M1 tsp (1R) IORQ Set-Up Time to Rising Edge of 4 During INTA or M1 210 nsec [5] M1 tsp (1R) M1 Set-Up Time to Rising Edge of 4 During INTA or M1 210 nsec [5] M1 tsp (RD) RD Set-Up Time to Rising Edge of 4 During Read or M1 240 nsec [5] RD tsp (RD) RD Set-Up Time to Rising Edge of STROBE (Mode 1) 260 nsec [5] Aq:A7, By (PD) Port Data Set-Up Time to Rising Edge of STROBE 200 nsec [5] Ag:A7, By (PD) Port Data Output Delay from Falling Edge of STROBE 200 nsec [5] Ag:A7, By (PD) Port Data Bus from Rising Edge of IORO During WR 200 nsec [5] Ag:A7, By (PD) Port Data Set-Up Time from Rising Edge of IORO During WR 200 nsec [5] Ag:A7, By (PD) Port Data Set from Rising Edge of IORO During WR 200 </td <td>[5] CL = 50 pt</td> <td>nsec</td> <td>190</td> <td>194 201</td> <td>IEO Delay Time from Falling Edge of IEI</td> <td>tDL (10)</td> <td>IEO</td>	[5] CL = 50 pt	nsec	190	194 201	IEO Delay Time from Falling Edge of IEI	tDL (10)	IEO
So (III) Cycle MI typ (M1) MI Set Up Time to Rising Edge of 4 During INTA or MI 210 nsec RD typ (RD) RD Set Up Time to Rising Edge of 4 During INTA or MI 210 nsec RD typ (RD) RD Set Up Time to Rising Edge of 4 During Read or MI 240 nsec RD typ (RD) Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) 260 nsec AgrA7. ts (PD) Port Data Output Delay from Falling Edge of STROBE (Mode 1) 260 nsec AgrA7. tr (PD) Delay to Floating Port Data Bus from Rising Edge of STROBE 200 nsec B0 B7 tr (PD) Delay to Floating Port Data Bus from Rising Edge of IORO During WR 200 nsec TD1 (PD) Port Data Stable from Rising Edge of IORO During WR 200 nsec (5) ASTB. tW (ST) Pulse Width, STROBE 150 nsec NT tD (IT) INT Delay Time from Rising Edge of STROBE 490 nsec		nsec	300	1.00		^t DM (IO)	10
Image: Set (inf) Cycle. See Note B. RD tSp (RD) RD Set-Up Time to Rising Edge of Φ During Read or M1 240 nsec Ap:A7. TS (PD) Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) 260 nsec Ap:A7. tS (PD) Port Data Output Delay from Falling Edge of STROBE 280 nsec Ap:A7. tF (PD) Port Data Output Delay from Rising Edge of STROBE 200 nsec Ap:A7. tF (PD) Delay to Floating Port Data Bus from Rising Edge of STROBE 200 nsec Ap:A7. tF (PD) Port Data table from Rising Edge of IORO During WR 200 nsec [5] ASTB, tW (ST) Pulse Width, STROBE 150 nsec nsec NT tD (IT) INT Delay Time from Rising Edge of STROBE 490 nsec		nsec -		250		tsø (IR)	IORQ
SG (ND) Cycle Cycle Aq:A7, TS (PD) Port Data Set-Up Time to Rising Edge of STROBE 260 nsec Aq:A7, tp (PD) Port Data Output Delay from Falling Edge of STROBE 260 nsec [5] Bq:B7 tf (PD) Port Data Bus from Rising Edge of STROBE 200 nsec [5] TD (PD) Port Data Bus from Rising Edge of IORO During WR 200 nsec [5] ASTB, tw (ST) Pulse Width, STROBE 150 nsec INT tD (IT) INT Delay Time from Rising Edge of STROBE 490 nsec		nsec		210		^t S∲ (M1)	MI
Ag, A, , TDS (PD) Port Data 2 Utput Delay from Falling Edge of STROBE 230 nsec [5] Bg, B, , tF (PD) Delay to Floating Port Data Bus from Rising Edge of STROBE 200 nsec CL = 5 TDI (PD) Port Data Statisfe from Rising Edge of IORO During WR 200 nsec [5] ASTEB, tW (ST) Pulse Width, STROBE 150 nsec [6] INT tD (IT) INT Delay Time from Rising Edge of STROBE 490 nsec		nsec	e e	240		^t SØ (RD)	RD
Aq. Aq., Aq.	2 . S . US	nsec		260	Port Data Set-Up Time to Rising Edge of STROBE (Mode 1)	ts (PD)	123
Bg By T tF (PD) tD) (PD) Delay to F loating Port Data Bus from Rising Edge of STROBE (Mode 2) Port Data Stable from Rising Edge of IORO During WR 200 nsec C L = 5 000 ASTB, SSTB tW (ST) Pulse Width, STROBE 150 nsec (5) NT tD (IT) INT Delay time from Rising Edge of STROBE 490 nsec	[5]	nsec	230	S. 14.			1.5
tD1 (PD) Port Data Stable from Rising Edge of IORO During WR Cycle (Mode 0) 200 nsec [5] ASTB BSTB tW (ST) Pulse Width, STROBE 150 nsec	C _L = 50 pf	nsec	200		Delay to Floating Port Data Bus from Rising Edge of	tf (PD)	
ASTB, BSTB tw (ST) Pulse Width, STROBE 150 (4) nsec nsec INT t_D (IT) INT Delay Time from Rising Edge of STROBE 490 nsec	(6)	-	200			tou (no)	the second
INT tD (IT) INT Delay Time from Rising Edge of STROBE 490 nsec	[5]	risec	200	1000		·UI (PD)	Color.
Image: NT tD (IT) Image: Imag		nsec		150	Pulse Width, STROBE	tw (ST)	ASTB,
		nsec		[4]			BSTB
	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	nsec	490	1	INT Delay Time from Rising Edge of STROBE	to (IT)	NT
							1000
ARDY, t _{DH (RY)} Ready Response Time from Rising Edge of IORQ t _c + nsec [5]	[5]	nsec	tc+	4	Ready Response Time from Rising Edge of IORQ	tDH (BY)	
	CL = 50 pf	-		and the			BRDY
t _{DL} (RY) Ready Response Time from Rising Edge of STROBE t _c + nsec [5]		nsec	4+		Ready Response Time from Rising Edge of STROBE	TOL (BY)	he le la

A. 2.5 tc>(N-2) tDL (IO) + tDM (IO) + tS (IEI) + TTL Buffer Delay, if any

B. M1 must be active for a minimum of 2 clock periods to reset the PIO.


[1] $t_c = t_W (\Phi H) + t_W (\Phi L) + t_r + t_f$

[2] Increase t_{DR} (D) by 10 nsec for each 50 pf increase in loading up to 200 pf max. [3] Increase tol (D) by 10 nsec for each 50 pf increase in loading up to 200 pf max.


[4] For Mode 2: tw (ST)>tS (PD)
 [5] Increase these values by 2 nsec for each 10 pf increase in loading up to 100 pf max

Capacitance





Output Load circuit



Z80A-PIO A.C. Characteristics

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
	t _c	Clock Period	250	[1]	nsec	
	tw (ФH)	Clock Pulse Width, Clock High	105	2000	nsec	
Φ	tw (ΦL)	Clock Pulse Width, Clock Low	105	2000	nsec	
	t _r , t _f	Clock Rise and Fall Times		30	nsec	
	t _h	Any Hold Time for Specified Set-Up Time	0	4	nsec	
CS, CE ETC.	^t S∳ (CS)	Control Signal Set-Up Time to Rising Edge of Φ During Read or Write Cycle	145		nsec	
discontraction of the second	^t DR (D)	Data Output Delay From Falling Edge of RD	5.4.2	380	nsec	[2]
	tSΦ (D)	Data Set-Up Time to Rising Edge of I During Write or	50	3- 58	nsec	
D0.D7 .	01 107	M1 Cycle		250		$C_{L} = 50 \text{ pf}$
	tDI (D)	Data Output Delay from Falling Edge of IORQ During INTA	Part Car	250	nsec	[3]
10	1.	Cycle	-	110	nsec	Ser Barren
	^t F (D)	Delay to Floating Bus (Output Buffer Disable Time)			X	Contraction of the second
IE1	ts (IEI)	IEI Set-Up Time to Falling edge of IORQ During INTA Cycle	140	1.50 00	nsec	
	tou (io)	IEO Delay Time from Rising Edge of IEI		160	nsec	[5]
1.1	^t DH (IO) ^t DL (IO)	IEO Delay Time from Falling Edge of IEI	1.00	130	nsec	[5] C _L = 50 p
IEO	^t DM (IO)	IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Prior to M1) See Note A.		190	nsec	[5]
IORO	^t S∳ (IR)	IORQ Set-Up Time to Rising Edge of Φ During Read or Write Cycle.	115		nsec	
MI	^t SФ (М1)	$\overline{\text{M1}}$ Set-Up Time to Rising Edge of Φ During INTA or $\overline{\text{M1}}$ Cycle See Note B	90	100	nsec	S. S. W
RD	^t S∳ (RD)	$\overline{\textbf{RD}}$ Set-Up Time to Rising Edge of Φ During Read or $\overline{\textbf{M1}}$ Cycle	115		nsec	
	tS (PD) tDS (PD)	Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) Port Data Ourput Delay from Falling Edge of STROBE	230	210	nsec nsec	[5]
A0.A7. B0.B7	^t F (PD)	(Mode 2) Delay to Floating Port Data Bus from Rising Edge of STROBE		180	nsec	C _L = 50 pf
B ^{0.07}		(Mode 2) Port Data Stable from Rising Edge of IORQ During WR	1.50	180	nsec	[5]
	^t DI (PD)	Cycle (Mode 0)	1			1.1.1
ASTB, BSTB	^t W (ST)	Pulse Width, STROBE	150 [4]		nsec nsec	
ÎNT	^t D (IT) ^t D (IT3)	INT Delay time from Rising Edge of STROBE INT Delay Time from Data Match During Mode 3 Operation		440 380	nsec nsec	1.4
ARDY, BRDY	tDH (RY)	Ready Response Time from Rising Edge of IORQ	1	^t c ⁺ 410	nsec	[5] C _L 50 pf
	tDL (RY)	Ready Response Time from Rising Edge of STROBE	1910	tc ⁺ 360	nsec	[5]

A. $2.5 t_c > (N.2) t_{DL} (IO) + t_{DM} (IO) + t_{S} (IEI) + TTL Buffer Delay, if any$

B. MI must be active for a minimum of 2 clock periods to reset the PIO.

 $|1| t_c = t_W (\Phi H) + t_W (\Phi L) + t_r + t_f$

[2] Increase tDR (D) by 10 nsec for each 50 pf increase in loading up to 200 pf max.

[3] Increase tpj (D) by 10 nsec for each 50 pf increase in loading up to 200 pf max.


[4] For Mode 2: tw (ST)>tS (PD)

[5] Increase these values by 2 nsec for each 10 pf increase in loading up to 100 pf max.

Z 80-PIO Z 80A-PIO



A.C. Timing Diagram



Absolute Maximum Ratings

Temperature Under Bias	Specified operating range
Storage Temperature	-65°C to +150°C
Voltage On Any Pin with Respect to Ground	-0.3V to +7V
Power Dissipation	0.6W

Note: All AC and DC characteristics remain the same for the military grade parts except $I_{cc}{=}130\mbox{ mA}$

* Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Z 80-PI0 Z 80A-PI0

Z80-PIO and Z80A-PIO D.C. Characteristics


 $T_A = 0^{\circ}C$ to 70°C, $V_{cc} = +5V \pm 5\%$, unless otherwise noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3	0.45	V	
VIHC	Clock Input High Voltage	V _{cc} -0.6	V _{cc} +0.3	V	1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 -
VIL	Input Low Voltage	-0.3	0.8	V	1
VIH	Input High Voltage	2	Vcc	V	
VOL	Output Low Voltage		0.4	V	$1_{OL} = 2.0 \text{ mA}$
VOH	Output High Voltage	2.4		V	I _{OH} - 250 μA
¹ CC	Power Supply Current		70	mA	
I _{LI}	Input Leakage Current		10	μA	$V_{IN} = 0$ to Vec
LOH	Tri-State Output Leakage Current in Float		10	μA	$V_{OUT} = 2.4$ to Vec
LOL	Tri-State Output Leakage Current in Float	(k,k)	- 10	μA	$V_{OUT} = 0.4 V$
ILD	Data Bus Leakage Current in Input Mode		±10	μA	$0 \leq V_{IN} \leq V_{CC}$
IOHD	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5 V
					Port B Only

Z 80-PI0 Z 80A-PI0



Package Configuration



ORDERING NUMBERS:

 Z80-PIO
 D1
 for dual in-line ceramic slam package


 Z80-PIO
 B1
 for dual in-line plastic package

 Z80A-PIO
 D1
 for dual in-line ceramic slam package


 Z80A-PIO
 B1
 for dual in-line plastic package

MECHANICAL DATA (dimensions in mm)

40-PIN CERAMIC DUAL IN-LINE SLAM PACKAGE



40-PIN PLASTIC DUAL IN-LINE PACKAGE



The SGS-ATES Z80 product line is a complete set of microcomputer components, development systems and support software. The Z80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

Product Specification

The Z80-Counter Timer Circuit (CTC) is a programmable, four channel device that provides counting and timing functions for the Z80-CPU. The Z80-CPU configures the Z80-CTC's four independent channels to operate under various modes and conditions as required.

Structure

- N-Channel Silicon Gate Depletion Load Technology
- 28 Pin DIP
- Single 5 volt supply
- Single phase 5 volt clock
- Four independent programmable 8-bit counter/16-bit timer channels

Features

- Each channel may be selected to operate in either a counter mode or timer mode.
- Programmable interrupts on counter or timer states.

Fig. 5 - CTC BLOCK DIAGRAM


 A time constant register automatically reloads the down counter at zero and the cycle is repeated.

- Readable down counter indicates number of counts-to-go until zero.
- Selectable 16 or 256 clock prescaler for each timer channel.
- Selectable positive or negative trigger may initiate timer operation.
- Three channels have zero count/timeout outputs capable of driving Darlington transistors.
- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic.
- All inputs and outputs fully TTL compatible.

CTC Architecture

A block diagram of the Z80-CTC is shown in figure 5. The internal structure of the Z80-CTC consists of a Z80-CPU bus interface, internal control logic, four counter channels, and interrupt control logic. Each channel has an interrupt vector for automatic interrupt vectoring, and interrupt priority is determined by channel number with channel Ø having the highest priority.

The channel logic is composed of 2 registers, 2 counters and control logic as shown in figure 6. The registers include an 8-bit time constant register and an 8-bit channel control register. The counters include an 8-bit readable down counter and an 8-bit prescaler. The prescaler may be programmed to divide the system clock by either 16 or 256.



Z 80-CTC Z 80A-CTC

Channel Counter and Register Description


Time Constant Register - 8 bits, loaded by the CPU to initialize and re-load Down Counter at a count of zero.

Channel Control Register - 8 bits, loaded by the CPU to select the mode and conditions of channel operation.


Down Counter - 8 bits, loaded by the Time Constant Register under program control and automatically at a count of zero. At any time, the CPU can read the number of counts-to-go until a zero count. This counter is decremented by the prescaler in timer mode and CLK/TRIG in counter mode.

Prescaler - 8 bit counter, divides system clock by 16 or 256 for decrementing Down Counter. It is used in timer mode only.

Fig. 6 - CHANNEL BLOCK DIAGRAM



Z80-CTC Pin Description



Z80-CTC Pin Description (continued)

ZC/TO ₁	Channel 1 Zero Count or Timeout (output, active high)	RD
C/TO ₂	Channel 2 Zero Count or Timeout (output, active high)	IEI
'S₁ – CSø	Channel Select (input, active high). These form a 2-bit binary address of the channel to be accessed.	IEO
)7 −Dø	Z80-CPU Data Bus (bidirectional, tristate)	INT
Έ	Chip Enable (input, active low)	
þ	System Clock (input)	RESET
11	Machine Cycle One Signal from Z80-CPU (input, active low)	
IORQ	Input/Output Request from Z80-CPU (input, active low)	

Timing Waveforms

CTC WRITE CYCLE

Illustrated here is the timing for loading a channel control word, time constant and interrupt vector. No wait states are allowed for writing to the CTC other than the automatically inserted (Tw*). Since the CTC does not receive a specific write signal, it internally generates its own from the lack of an RD signal.

CTC READ CYCLE


Illustrated here is the timing for reading a channel's Down Counter when in Counter Mode. The value read onto the data bus reflects the number of external clock's rising edges prior to the rising edge of cycle (T_2) . No wait states are allowed for reading the CTC other than the automatically inserted (Tw*).

INTERRUPT ACKNOWLEDGE CYCLE

Some time after an interrupt is requested by the CTC, the CPU will send out an interrupt acknowledge ($\overline{M1}$ and \overline{IORQ}) During this time the interrupt logic of the CTC will determine the highest priority channel which is requesting an interrupt. To insure that the daisy chain enable lines stabilize, channels are inhibited from changing their interrupt request status when $\overline{M1}$ is active. If the CTC Interrupt Enable Input (IEI) is active, then the highest priority interrupting channel. places the contents of its interrupt vector register onto the Data Bus when IORQ goes active. Additional wait cycles are allowed.



- ad Cycle Status from the Z80-CPU (input, tive low)
- terrupt Enable In (input, active high)
- terrupt Enable Out (output, active high). and IEO form a daisy chain connection priority interrupt control
 - terrupt Request (output, open drain, tive low)
- ESET stops all channels from counting and sets channel interrupt enable bits in all ntrol registers. During reset time ZC/TOØ-2 d INT go to the inactive states, IEO reflects state of IEI, and the data bus output drivers to the high impedance state (input, active w)







RETURN FROM INTERRUPT CYCLE

If a Z80 peripheral device has no interrupt pending and is not under service, then its IEO = IEI. If it has an interrupt under service (i.e. it has already interrupted and received an interrupt acknowledge) then its IEO is always low, inhibiting lower priority chips from interrupting. If it has an interrupt pending which has not yet been acknowledged, IEO will be low unless an "ED" is decoded as the first byte of a two byte opcode. In this case, IEO will go high until the next opcode byte is decoded, whereupon it will again go low. If the second byte of the opcode was a "4D" then the opcode was an RETI instruction.

After an "ED" opcode is decoded, only the peripheral device which has interrupted and is currently under service will have its IEI high and its IEO low. This device is the highest priority device in the daisy chain which has received an interrupt acknowledge. All other peripherals have IEI = IEO. If the next opcode byte decoded is "4D", this peripheral device will reset its "interrupt under service" condition. Wait cycles are allowed in the $\overline{M1}$ cycles.

DAISY CHAIN INTERRUPT SERVICING


Illustrated at right is a typical nested interrupt sequence which may occur in the CTC. In this sequence channel 2 interrupts and is granted service. While this channel is being serviced, higher priority channel 1 interrupts and is granted service. The service routine for the higher priority channel is completed and a RETI instruction is executed to indicate to the channel that its routine is complete. At this time the service routine of lower priority channel 2 is completed.


1. PRIORITY INTERRUPT DAISY CHAIN BEFORE ANY INTERRUPT OCCURS. UNDER SERVICE UNDER SERVICE UNDER SERVICE SERVICE SUBJECT AN INTERRUPT AND IS ACKNOWLEDGED. SERVICE SUBJECT AN INTERRUPT AND IS ACKNOWLEDGED. UNDER SERVICE SERVICE SUBJECT AND INTERRUPT AND IS ACKNOWLEDGED. UNDER SERVICE SERVICE SUBJECT S. SERVICE SUBJECT SERVICE SUBJECT S. SECOND "RET" INSTRUCTION ISSUED OCOMPLETION OF CHANNEL 2 SERVICE ROUTINE. S. SECOND "RET" INSTRUCTION ISSUED OCOMPLETE

CTC COUNTING AND TIMING

In the counter mode the rising or falling edge of the CLK input causes the counter to be decremented. The edge is detected totally asynchronously and must have a minimum CLK pulse width. However, the counter is synchronous with Φ therefore a setup time must be met when it is desired to have the counter decremented by the next rising edge of Φ .


In the timer mode the prescaler may be enabled by a rising or falling edge on the TRG input. As in the counter mode, the edge is detected totally asynchronously and must have a minimum TRG pulse width. However, when timing is to start with respect to the next rising edge of Φ a setup time must be met. The prescaler counts rising edges of Φ .





SELECTING AN OPERATING MODE

When selecting a channel's operating mode, bit ϕ is set to Bit $2 = \phi$ 1 to indicate this word is to be stored in the channel control register.



Hit $7 = \emptyset$ Channel interrupts disabled.


- Bit 7 = 1
 Channel interrupts enabled to occur every time Down Counter reaches a count of zero. Setting Bit 7 does not let a preceding count of zero cause an interrupt.
- Hit $6 = \emptyset$ Timer Mode Down counter is clocked by the prescaler. The period of the counter is: $t_c \bullet P \bullet TC$ $t_c = system clock period$ P = prescale of 16 or 256TC = 8 bit binary programmable time constant (256 max)
- Bit 6 = 1
 Counter Mode Down Counter is clocked by external clock. The prescaler is not used.
- Bit $5 = \emptyset$ Timer Mode Only-System clock Φ is divided by 16 in prescaler.
- Bit 5 = 1 Timer Mode Only-System clock Φ is divided by 256 in prescaler.
- Bit 4 = Ø Timer Mode negative edge trigger starts timer operation. Counter Mode – negative edge decrements the down counter.
- Bit 4 = 1 Timer Mode positive edge trigger starts timer operation. Counter Mode – positive edge decrements the down counter.
- Bit $3 = \emptyset$ Timer Mode Only Timer begins operation on the rising edge of T_2 of the machine cycle following the one that loads the time constant.
- Bit 3 = 1 Timer Mode Only External trigger is valid for starting timer operation after rising edge of T_2 of the machine cycle following the one that loads the time constant. The Prescaler is decremented 2 clock cycles later if the setup time is met, otherwise 3 clock cycles.

No time constant will follow the channel control word. One time constant must be written to the channel to initiate operation

- The time constant for the Down Counter will be the next word written to the selected channel. If a time constant is loaded while a channel is counting, the present count will be completed before the new time constant is loaded into the Down Counter.
- Bit $1 = \emptyset$ Channel continues counting.
- Bit 1 = 1 Stop operation. If Bit 2 = 1 channel will resume operation after loading a time constant, otherwise a new control word must be loaded.


LOADING A TIME CONSTANT

An 8-bit time constant is loaded into the Time Constant register following a channel control word with bit 2 set. All zeros indicate a time constant of 256.



LOADING AN INTERRUPT VECTOR

The Z80-CPU requires that an 8-bit interrupt vector be supplied by the interrupting channel. The CPU forms the address for the interrupt service routine of the channel using this vector. During an interrupt acknowledge cycle the vector is placed on the Z80 Data Bus by the highest priority channel requesting service at that time. The desired interrupt vector is loaded into the CTC by writing into channel \emptyset with a zero in D \emptyset . D7-D3 contain the stored interrupt vector, D2 and D1 are not used in loading the vector. When the CTC responds to an interrupt acknowledge, these two bits contain the binary code of the highest priority channel which requested the interrupt and D \emptyset contains a zero since the address of the interrupt service routine starts at an even byte. Channel \emptyset is the highest priority channel.



Z 80-CTC Z 80A-CTC

Z 80-CTC Z 80A-CTC

Z80-CTC A.C. Characteristics


$TA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted

Signal	Symbol	Parameter	Min	Max	Unit	Comments
ф	^t C t _W (ΦH) t _W (ΦL)	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low	400 170 170	[1] 2000 2000	ns ns ns	
	t _r , t _f	Clock Rise and Fall Times	170	30	ns	lo di sett
	tH	Any Hold Time for Specified Setup Time	0		ns	
CS, CE, etc.	t _{SΦ} (CS)	Control Signal Setup Time to Rising Edge of Φ During Read or Write Cycle	160		ns	
	t _{DR} (D)	Data Output Delay from Rising Edge of RD During Read Cycle		480	ns	[2]
Contraction of the	$t_{S\Phi}(D)$	Data Setup Time to Rising Edge of Φ During Write or M1 Cycle	60		ns	
D ₀ -D ₇	t _{D1} (D)	Data Output Delay from Falling Edge of IORQ During INTA Cycle		340	ns	[2]
1	t _F (D)	Delay to Floating Bus (Output Buffer Disable Time)	S. Lan	230	ns	1.2.1.1.1.1.1.1.1
IEI	tg(IEI)	IEI Setup Time to Falling Edge of IORQ During INTA Cycle	200		ns	2
1. 1. 1.	tDH(10)	IEO Delay Time from Rising Edge of IEI		220	ns	[3]
IEO	t _{DL} (IO) t _{DM} (IO)	IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of $\overline{M1}$ (Interrupt Occurring just Prior to $\overline{M1}$)		190 300	ns	[3] [3]
IORO	$t_{S\Phi}(IR)$	IORQ Setup Time to Rising Edge of Φ During Read or Write Cycle	250	roje T	ns	
M1	tS⊕(M1)	$\overline{\text{M1}}$ Setup Time to Rising Edge of Φ During INTA or M1 Cycle	210		ns	
RD	$t_{S\Phi}(RD)$	$\overline{\text{RD}}$ Setup Time to Rising Edge of Φ During Read or M1 Cycle	240		ns	
INT	t _{DCK} (IT) t _{DΦ} (IT)	$\overline{\text{INT}}$ Delay Time from Rising Edge of CLK/TRG $\overline{\text{INT}}$ Delay Time from Rising Edge of Φ		$2t_{C}(\Phi) + 200 \\ t_{C}(\Phi) + 200$		Counter Mode Timer Mode
	t _C (CK) t _r , t _f t _S (CK)	Clock Period Clock and Trigger Rise and Fall Times Clock Setup Time to Rising Edge of Φ for Immediate Count	2τ _C (Φ) 210	50	1	Counter Mode
CLK/TRG0-3	t _S (TR)	Trigger Setup Time to Rising Edge of Φ for Enabling of Prescaler on Following Rising Edge of Φ	210			Timer Mode
	t _W (CTH)	Clock and Trigger High Pulse Width	200			Counter and Timer Modes
	t _W (CTL)	Clock and Trigger Low Pulse Width	200			Counter and Timer Modes
zc/то ₀₋₂	t _{DH} (ZC)	ZC/TO Delay Time from Rising Edge of Φ , ZC/TO High		190		Counter and Timer Modes
	t _{DL} (ZC)	ZC/TO Delay Time from Falling Edge of Φ , ZC/TO Low		190		Counter and Timer Modes

Notes: [1] $t_{C} = t_{W}(\Phi H) + t_{W}(\Phi L) + t_{r} + t_{f}$. [2] Increase delay by 10 nsec for each 50 pF increase in loading, 200 pF maximum for data lines and 100 pF for control lines. [3] Increase delay by 2 nsec for each 10 pF increase in loading, 100 pF maximum

[4] RESET must be active for a minimum of 3 clock cycles.

OUTPUT LOAD CIRCUIT



Z80A-CTC A.C. Characteristics

 $IA = 0^{\circ} C$ to $70^{\circ} C$, $Vcc = +5 V \pm 5\%$, unless otherwise noted


Signal	Symbol	Parameter	Min	Max	Unit	Comments
Ф	^t C t _W (ФН) t _W (ФL) t _r , t _f	Clock Period Clock Puise Width, Clock High Clock Puise Width, Clock Low Clock Rise and Fall Times	250 105 105	[1] 2000 2000 30	ns ns ns ns	
	tн	Any Hold Time for Specified Setup Time	0	State States	ns	
N, ČĒ, etc	t _S (CS)	Control Signal Setup Time to Rising Edge of Φ During Read or Write Cycle	60		ns	
J ₀ D7	$t_{DR}(D)$ $t_{S\Phi}(D)$	Data Output Delay from Falling Edge of RD During Read Cycle Data Setup Time to Rising Edge of & During Write or M1 Cycle	50	380	'ns ns	[2]
11 - 7	t _{D1} (D) t _E (D)	Data Output Delay from Falling Edge of IORG During INTA Cycle Delay to Floating Bus (Output Buffer Disable Time)		160 110	ns ns	[2]
CT.	t _S (IEI)	IEI Setup Time to Falling Edge of IORQ During INTA Cycle	140		ns	
LO	t _{DH} (IO) t _{DL} (IO) t _{DM} (IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of M1 (Interrupt Occurring just Prior to M1)		160 130 190	ns ns ns	[3] [3] [3]
ORQ	$t_{S\Phi}(IR)$	\overline{IORQ} Setup Time to Rising Edge of Φ During Read or Write Cycle	115		ns	
1	$t_{S\Phi}(M1)$	$\overline{\text{M1}}$ Setup Time to Rising Edge of Φ During INTA or M1 Cycle	90		ns	
το .	$t_{S\Phi}(RD)$	$\overline{\text{RD}}$ Setup Time to Rising Edge of Φ During Read or M1 Cycle	115		ns	1. 1. 2. 2
INT	tDCK(IT) tDe(IT)	$\overline{\rm INT}$ Delay Time from Rising Edge of CLK/TRG $\overline{\rm INT}$ Delay Time from Rising Edge of Φ		$2t_{C}(\Phi) + 140$ $t_{C}(\Phi) + 140$		Counter Mode Timer Mode
CLK/TRG _{0—3}	$t_{C}(CK)$ t_{r}, t_{f} $t_{S}(CK)$ $t_{S}(TR)$ $t_{W}(CTH)$ $t_{W}(CTL)$	Clock Period Clock and Trigger Rise and Fall Times Clock Setup Time to Rising Edge of Φ for Immediate Count Trigger Setup Time to Rising Edge of Φ for enabling of Prescaler on Following Rising Edge of Φ Clock and Trigger High Pulse Width Clock and Trigger Low Pulse Width	2t _C (φ) 130 130 120 120	30		Counter Mode Counter Mode Timer Mode Counter and Timer Modes Counter and Timer Modes
ZC/TO ₀₋₂	t _{DH} (ZC) t _{DL} (ZC)	ZC/TO Delay Time from Rising Edge of $\Phi,$ ZC/TO High ZC/TO Delay Time from Rising Edge of $\Phi,$ ZC/TO Low		120 120		Counter and Timer Modes Counter and Timer Modes


Z 80-CTC

Z 80A-CTC


Notes: [1] $t_c = t_W(\Phi H) + t_W(\Phi L) + t_f + t_f$. [2] Increase delay by 10 nsec for each 50 pF increase in loading, 200 pF maximum for data lines and 100 pF for control lines. [3] Increase delay by To face for each 10 pF increase in loading, 100 pF maximum.
 [4] RESET must be active for a minimum of 3 clock cycles.

OUTPUT LOAD CIRCUIT





A.C. Timing Diagram



Absolute Maximum Ratings

femperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin with Respect to Ground	-0.3V to +7V
Power Dissipation	0.8W

* Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Z80-CTC D.C. Characteristics

 $1 \wedge 0^{\circ}$ C to 70°C, V_{cc}= 5V ± 5% unless otherwise specified

Symbol	Parameter	Min	Max	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3	0.45	V	
∨інс	Clock Input High Voltage [1]	V _{CC} -0.6	V _{CC} +0.3	V	
VIL	Input Low Voltage	-0.3	0.8	V	
VIH	Input High Voltage	2	Vcc	V	
VOL	Output Low Voltage		0.4	V	$I_{OL} = 2 \text{ mA}$
∨он	Output High Voltage	2.4	New York	V	I _{OH} = -250 μA
lcc	Power Supply Current		120	mA	T _C = 400 nsec
L	Input Leakage Current		10	μA	VIN = 0 to VCC
LOH	Tri-State Output Leakage Current in Float	1	10	μA	$V_{OUT} = 2.4$ to V_{CC}
LOL	Tri-State Output Leakage Current in Float		-10	μA	V _{OUT} = 0.4V
IOHD	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5V R _{EXT} = 390Ω

Z80A-CTC D.C. Characteristics

 $T_A = 0^{\circ}C$ to 70°C, $V_{cc} = 5V \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min	Max	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3	0.45	V	
VIHC	Clock Input High Voltage [1]	V _{CC} -0.6	V _{CC} +0.3	V	
VIL	Input Low Voltage	-0.3	0.8	V	
VIH	Input High Voltage	2	Vcc	V	
VOL	Output Low Voltage	1.5.4	0.4	V	I _{OL} = 2 mA
VOH	Output High Voltage	2.4		V	I _{OH} = -250 µA
ICC	Power Supply Current		120	mA	T _C = 250 nsec
LI	Input Leakage Current	1	10	μΑ	$V_{IN} = 0$ to V_{CC}
LOH	Tri-State Output Leakage Current in Float		10	μA	$V_{OUT} = 2.4$ to V_{CC}
LOL	Tri-State Output Leakage Current in Float	之子	-10	μA	VOUT = 0.4V
IOHD	Darlington Drive Current	-1.5		mA	V _{OH} = 1.5V R _{EXT} = 390Ω


Z 80-CTC Z 80A-CTC

Capacitance

 $TA = 25^{\circ} C$, f = 1 MHz

Symbol	Parameter	Max.	Unit	Test Condition
Cφ	Clock Capacitance	20	pF	Unmeasured Pins
CIN	Input Capacitance	5	pF	Returned to Ground
COUT	Output Capacitance	10	pF	Returned to Ground

Package




ORDERING NUMBERS:


Z80-CTC D1 for dual in-line ceramic slam package Z80-CTC B1 for dual in-line plastic package Z80A-CTC D1 for dual in-line ceramic slam package Z80A-CTC B1 for dual in-line plastic package

MECHANICAL DATA (dimensions in mm)-

28-PIN CERAMIC DUAL IN-LINE SLAM PACKAGE



28-PIN PLASTIC DUAL IN-LINE PACKAGE



SGS-ATES Z80 microcomputer product line includes a third generation LSI component set, development systems and support software. The component set includes all the logic circuits necessary for the user to build high performance microcomputer systems with virtually no external logic and a minimal number of standard low-cost memory components. The Z80-DMA (Direct Memory Access) circuit is a programmable single-channel device which provides all address, timing and control signals to effect the transfer of blocks of data between two ports within a Z80-CPU based system. • Timing may be programmed to match the speed of any these ports may be either system main memory or any wstein peripheral I/O device. The DMA can also search a block of data for a particular byte (bit maskable), with or without a simultaneous transfer.

Structure

- N-channel Silicon Gate Depletion Load Technology
- 40 Pin DIP
- Single 5 volt supply Single phase 5 volt clock
- · Single channel, two port

Features

- Three classes of operation:
- Transfer Only
- Search Only
- Search-Transfer
- · Address and Block Length Registers fully buffered. Values for next operation may be loaded without disturbing current values.
- Dual addresses generated during a transfer (one for read port and one for write).


Fig. 7 - DMA INTERNAL BLOCK DIAGRAM


• Programmable data transfers and searches, automatically incrementing or decrementing the port addresses from programmed starting addresses (they can also remain fixed).

Z 80-DMA

Z 80A-DMA

- Four modes of operation: -Byte-at-a-time: One byte transferred per request -Burst: Continues as long as ports are ready -Continuous: Locks out CPU until operation complete -Transparent: Steals refresh cycles
- port.
- Interrupts on Match Found, End of Block, or Ready, may be programmed.
- An entire previous operation may be repeated automatically or on command. (Auto restart or Load)
- The DMA can signal when a specified number of bytes has been transferred, without halting transfer.
- Multiple DMA's easily configured for rotating priority.
- The channel may be enabled, disabled or reset under software control.
- Complete channel status upon program (CPU) request.
- Up to 1.25 megabyte Search or Transfer Rate.
- Daisy-chain priority interrupt and bus acknowledge included to provide automatic interrupt vectoring and bus request control, without need for additional external logic.
- TTL compatible inputs and outputs
- The CPU can read current Port counters, byte counters, or status. A mask word can be set which defines which registers can be accessed during read operations.





Z 80-DMA Z 80A-DMA

DMA Architecture

A block diagram of the Z80 DMA is shown in Figure 7. The internal structure consists of the following circuitry:

- *Bus Interface*: provides driver and receiver circuitry to interface to the Z80-CPU Bus.
- *Control Logic and Registers*: set the class, mode and other basic control parameters of the DMA.
- Address, Byte Count and Pulse Circuitry: generates the proper port addresses for the read and write operations, with provisions for incrementing or decrementing the address. When zero bytes remain to be handled, the byte count circuitry sets a flag in the status register. Pulse circuitry generates a pulse each time the byte counter lower 8-bits equal the pulse reg.
- Timing Circuitry: allows the user to completely specify the read/write timing for both of the channels' addressed ports.
- Match Circuitry: holds the match byte and a mask byte which allows for the comparison of only certain bits within the byte. If a match is encountered during a Search or Transfer, this circuitry sets a flag in the status register.
- Interrupt and BUSRQ Circuitry: includes a control register which specifies the conditions under which the DMA can generate an interrupt; priority encoding logic to select between the generation of an INT or BUSRQ output under these conditions; and an interrupt vector register for automatic vectoring to the interrupt service routine.
- Status Register: holds current status of DMA.

Register Description

The following DMA-internal registers are available to the programmer:

- Control Registers: Hold DMA control information: such as, when to initiate an interrupt or pulse, what mode or class of operation to perform, etc. (Write Only) (8 Bits)
- *Timing Registers:* Hold read/write timing parameters for the two ports. (Write Only) (8 bits)
- Interrupt Vector Register: Holds the 8-bit vector that the DMA will put onto the data bus after receiving an IORQ during an interrupt acknowledge sequence if it is the highest priority device requesting an interrupt. (This register is readable only during interrupt acknowledge cycles.) (Read/Write) (8 bits)
- Block Length Register: Contains total block length of data to be searched and/or transferred. (Write Only) (16 bits)
- Byte Counter: Counts number of bytes transferred (or searched). On a Load or Continue the Byte Counter is reset to zero. Thereafter, each byte transfer operation increments it until it matches the contents of the Block Length Register, at which time End of Block is set in the status register and operation is suspended if programmed. Also if so programmed the DMA will generate an interrupt. (Read Only) (16 bits)
- Compare Register: Holds the byte for which a match is being sought in Search operations. (Write Only) (8 bits)
- Mask Register: Holds the 8 bit mask to determine which bits in the compare register are to be examined for a match. (Write Only) (8 bits)

- Starting Address Registers (Port A and Port B) Hold the starting addresses (upper and lower 8 bits) for the two ports involved in Transfer operations. In Search Only operations, only one port address would have to be specified. Only memory starting addresses require both upper and lower 8-bits; 1/O ports are generally addressed with only the lower 8-bits, and in this case the address contained in the register is a generally fixed address. (Write Only) (16 bits each)
- Address Counters (Port A and Port B): These counters are loaded with the contents of the corresponding Starting Address Registers whenever Searches or Transfers are initiated with a Load or Continue. They are incremented, decremented or remain fixed, as programmed. (Read Only) (16 bits each)
- Pulse Control Register Holds program-supplied length (in bytes) of block after which the DMA will provide a signal pulse on the INT pin. (Since this occurs while both BUSRQ and BUSAK are active, the CPU will not interpret this as an interrupt request. Instead, the signal is used to communicate with a peripheral 1/O device.) (Write Only) (8 bits)
- Status Register: Match, End of Block, Ready Active, Interrupt Pending, and Write Address Valid bits indicate these functions when set. (Read Only) (8 bits)

Modes of Operation

The DMA may be programmed for one of four modes of operation. (See Command Byte 2B).

- Byte at a time: control is returned to the CPU after each one-byte cycle.
- Burst: operation continues as long as the DMA's RDY input is active, indicating that the relevant port is ready. Control returns to the CPU when RDY is inactive or at end of block or a match if so programmed.
- Continuous: the entire Search and/or Transfer of a block of data is completed before control is returned to CPU.
- *Transparent*: DMA operation occurs during normal memory refresh times without visible loss of CPU time.

Classes of Operation

The DMA has three classes of operation: Transfer only, Search Only and a combined Search-Transfer. (See Command Byte 1A.)

During a Transfer, data is read from one port and written to the other port, byte by byte. (The DMA's two ports are termed Port A and Port B.) The ports may be programmed to be either system main memory or peripheral 1/O devices. Thus, a block of data might be written from a peripheral to another; or it might be written from one area in main memory to another; or from a peripheral to main memory.

During a Search, data is read only, and compared byte by byte against two DMA-internal registers, one of which contains a match byte and the other an optional mask byte which allows only certain bits to be compared. If any byte of searched data matches, a DMA-internal status bit is set: if programmed to do so, the DMA will then suspend operation and/or generate.an interrupt.

The third class of operation is a combined Search-Transfer. In such an operation a block of data is transferred as described above until a match is found; then, as in a Search Only operation, the transfer may be suspended and/ or an interrupt generated.


Addressing

The DMA's addressing of ports is either fixed or sequential, incrementing or decrementing from a starting address. The length of the operation (number of bytes) is specified by the programmed contents of a block length register. The DMA can address block lengths of up to 64K bytes. During a transfer two separate port addresses are generated, one during the Read cycle and one during the Write cycle.

Operating Sequence

Once the DMA has been programmed it may be "Enabled" (command byte 2d). In the enabled condition when Ready goes active the DMA will request the bus by bringing \overline{BUSRQ} low. The CPU will acknowledge this with a \overline{BUSRQ} for the CPU will acknowledge this with a \overline{BUSRQ} for the DMA receives $\overline{BA1}$ it will start its programmed operation releasing \overline{BUSRQ} to a "high" state when it is through.

Z80-DMA Pin Description



- A₍₁₎ A₁₅ System Address Bus. All sixteen of these pins are used by the DMA to address system main memory or an I/O port (output)
- D₀ D₇ System Data Bus. Commands from the CPU, DMA status and data from memory or peripherals are transferred on these tristate pins (input/ output)
- 15V Power
- GND Ground
- System clock (input)

DMA Timing Waveforms


DMA Command Write Cycle

Illustrated here is the timing associated with a command byte or control byte being written to the DMA which is to be loaded into internal registers. Z80 Output instructions satisfy this timing.

DMA Register Read Cycle

This timing is used when a read operation is performed on the DMA to access the contents of the Status Register, Address Counter or other readable registers. Z80 Input instructions satisfy this timing.

Machine cycle One signal from CPU (input) MI Input/Output Request to and from the System IORQ Bus (input/output) MREQ Memory REQuest to the System Bus (input/ output) RD ReaD to and from the System Bus (input/output) WR WRite to and from the System Bus (input/output) Chip Enable; may also be programmed to be CE/WAIT WAIT during time when BAI is low (input) BUSRO BUS ReQuest. Requests control of the CPU Address Bus, Data Bus and Status/Control Bus (input/output) BAI Bus Acknowledge In. Signals that the system buses have been released for DMA control (input) Bus Acknowledge Out. BAI and BAO form a BAO daisy-chain connection for system-wide priority bus control (output) INT INTerrupt request (output) IEI Interrupt Enable In (input) Interrupt Enable Out, IEI and IEO form a daisy-IEO chain connection for system-wide priority interrupt control (output) ReaDY is monitored by the DMA to determine RDY when a peripheral device associated with a DMA port is ready for a read or write operation (input, programmable as active high or low)





DMA Timing Waveforms (continued)

STD Memory Timing

This timing is exactly the same as used by the Z80-CPU to access system main memory, either in a Read or Write operation. The DMA will default to this timing after a power-on reset, or when a Reset or Reset Timing command is written to it; and unless otherwise programmed, will use this timing during all Transfer or Search operations involving system main memory. During the memory Read portion of a transfer cycle, data is latched in the DMA on the negative edge of Φ during T₂ and held into the following Write cycle. During the memory Write portion of a transfer cycle, data is held from the previous Read cycle and released at the end of the present cycle.

NOTE: The DMA is normally programmed for a 3 T-cycle duration in memory transactions. But WAIT is sampled during the negative transition of T2, and if it is low, T₂ will be extended another T-cycle, after which WAIT will again be sampled. The duration of a memory transaction cycle may thus be indefinitely extended.

STD Peripheral Timing


This timing is identical to the Z80-CPU's Read/Write timing to I/O peripheral devices. The DMA will default to this timing after a power-on reset, or when a Reset or Reset Timing command is written to it; and unless otherwise programmed, will use this timing during all Transfer or Search operations involving I/O peripherals. During the I/O Read of a transfer cycle, data is latched on the negative edge of Φ during T₃ and is then held into the Write cycle. During an I/O Write, data is held from the previous Read cycle until the end of the Write cycle.

NOTE: If WAIT is low during the negative transition of Tw*, then Tw* will be extended another T-cycle and WAIT will again be sampled. The duration of a peripheral transaction cycle may thus be indefinitely extended

Variable Cycle


The Variable feature of the DMA allows the user to program the DMA's memory or peripheral transaction timing to values different than given above in the standard default diagrams. This permits the designer to tailor his timing to the particular requirements of his system components, and maximizes the data transfer rate while eliminating external signal conditioning logic. Cycle length can be one to four T-cycles (more if WAIT is used). Signal timing can be varied as shown. During a transfer, data will be latched by the DMA on the clock edge causing the rising edge of \overline{RD} and will be held on the data lines until the end of the following Write cycle.

(See Timing Control Byte, page 41).



DMA Bus Request and Acceptance for Byte-at-a-Time, Burst, and Continuous Mode

Ready is sampled on every rising edge of Φ . When it is found to be active, the following rising edge of Φ generates BUSRQ. After receiving BUSRQ the CPU will grant a BUSAK which will be connected to BAI either directly or through the Bus Acknowledge Daisy Chain. When a low is detected on BAI (sampled on every rising edge of Φ), the next rising edge of Φ will start an active DMA cycle.




Z 80-DMA

Z 80A-DMA

DMA Bus Release at End of Block for Burst or Continuous Mode

Timing for End of Block and DMA not programmed for Auto-restart.



DMA Bus Release with 'Ready'

for Burst and Continuous Mode

The DMA will relinquish the bus after RDY has gone inactive (Burst mode) or after an End of Block or a Match is found (Continuous mode). With RDY inactive, the DMA in Continuous mode is inactive but maintains control of the bus (BUSRQ low) until the cycle is resumed when RDY goes active.

CONTINUOUS BURST MODE MODE RUSBO DMA ACTIVE


DMA Bus Release for Byte-at-a-Time Mode


In the Byte mode the DMA will release BUSRO on the rising edge of Φ prior to the end of each Read cycle in Search Only or each Write cycle in a Transfer, regardless of the state of RDY. The next bus request will come after both BUSRQ and BAI have returned high.

DMA Bus Release with Match for

Burst or Continuous Modes

the next byte and then releases bus.





Z 80-DMA Z 80A-DMA

Reading from the DMA Internal Registers

Seven registers are available on the DMA for reading. They are: 8 bits of the status register, the upper and lower 8 bits of the block length register, and two port address registers.

These are available to be read sequentially: status, BLK Lower, BLK Upper, Port A Address lower, Port A Address Upper, Port B Address lower, Port B Address upper. An internal pointer points to each register in turn as each READ is accomplished. If a register is not to be read, it may be

Programming the DMA

Previous sections of this specification have indicated the various functions and modes of the DMA. The diagrams and charts below will show how the DMA is programmed to select among these functions and modes and to adapt itself to the requirements of the user system.

The Z80-DMA chip may be in an "enable" state, in which it can gain control of the system buses and direct the transfer of data between its ports, or in a "disable" state, when it cannot gain control of the bus. Program commands can be written to it in either state, but writing a command to it automatically puts it in the disable state, which is maintained until an enable command is issued to the DMA. The CPU must program it in advance of any data search or transfer by addressing it as an I/O port and sending it a sequence of 8 bit command bytes via the system data bus using Output instructions. When the DMA is powered up or reset by any

Command Byte 1A

D7	06	05	ъ4	D3	D2	D1	Do	
0	BLOCK LENGTH (UPPER) FOLLOWS	BLOCK LENGTH (LOWER) FOLLOWS	PORT A STARTING ADDRESS (UPPER) FOLLOWS	PORT A STARTING ADDRESS (LOWER) FOLLOWS	SOURCE PORT	CLASS CONTROL C1	CLASS Controi Co	
Specifi	es Grou	p 1					e 1A be 00	
$C_1 C_0$	Fun	ction						
0 (Not	allowed	. (Com	mand E	Byte 1 B)		
) 1		sfer On				-		
0	Sear	Search Only.						
-1	Sear	ch and]	Fransfer	100				
D ₂ = 1	the	A is rea Search h case P	Only N	Aode ha	as beer	n select		
$D_2 = 0$	Port the	which case Port B is never addressed). Port B is read from, Port A is written to (unless the Search Only Mode has been selected, in which case Port A is never addressed).						


excluded by programming a 0 in the Read Byte. The internal pointer will skip any register not programmed with a 1 in the Read Byte. After a Reset or a Load, Reset RD must be given to set the internal pointer pointing to the first register programmed to be read by the Read Byte. After RD Status, the pointer will be pointing to the status register regardless of the mask and the next read will be from the status register. The following read will be from the register pointed to before RD Status.

means, the DMA will automatically be placed into a disable state, in which it can initiate neither bus requests nor data transfers nor interrupts.

The command bytes contain information to be loaded into the DMA's control and other registers and/or information to alter the state of the chip, such as an Enable Interrupt command. The command structure is designed so that certain bits in some commands can be set to alert the DMA to expect the next byte written to it to be for a particular internal register.


The following diagrams and charts give the function of each bit in the six different command bytes. Two of these are defined as being from Group 1, and are termed command bytes 1A and 1B. These Group 1 commands contain the most basic DMA set-up information. The other four are categorized as Group 2, and are termed commands 2A, 2B, 2C and 2D. Group 2 words specify more detailed set-up information

Command Byte 1B



- Address for this port decrements after each byte. $D_4 = 0$
- $D_3 = 1$ This port addresses an I/O peripheral.
- $D_3 = 0$ This port addresses main memory
- This word programs Port A. $D_2 = 1$
- $D_2 = 0$ This word programs Port B.

Command Byte 2A



Programming the DMA (continued)

Command Byte 2B INTERRUP CONTROL BYTE FOLLOWS PORT 8 UPPER ADDRESS FOLLOWS PORT B LOWER ADDRES FOLLOW Specifies Group 2 Specifies Byte 2B M Mode M 0 0 Byte 0 Continuou 0 Burst Transparent

Command Byte 2C

01	D ₆	D5	D4	03	D2	D1	00
3	NOT USED	AUTOMATIC RESTART	WAIT	READY HIGH/LOW	NOT USED	1	0
Specif	ies Grou	0 2			Spe	cifies	Byte 2C
) ₅ = 1	Au	tomatio	ally rep reached		itire oper	ation	when end
$b_{5} = 0$	No	affect.					
$D_4 = 1$ \overline{CE} and \overline{WAIT} mu			ltiplexe	d on sam	ne pin.		
$()_4 = 0$	CE	only.					
$D_1 = 1$	Rea	dv act	ive high				

 $()_1 = 0$ Ready active low

Command Byte 2D

A or B:

07	-	06	05	04	03	D2	01	Do
1		14	13	12	"	10	1	1
Speci	fies	Group	2			Sp	ecifies	Byte 2I
Hex	f_4	f ₃	f_2	f_1	fo			
C3	1	0	0	0	0	Reset		12.12
C7	1	0	0	0	1	Reset Po	ort A Ti	ming
CB	1	0	0	1	0	Reset Po	ort B Ti	ming
CF	1	0	0	1	1	Load		
D3	1	0	1	0	0	Continu	e	
AB	0	1	0	1	0	Enable I	nt	
AF	0	1	0	1	1	Disable I	Int	
A3	0	1	0	0	0	Reset In	t	
87	0	0	0	0	1	Enable I	DMA	
83	0	0	0	0	0	Disable	DMA	
BB	0	1	1	1	0	Read By	te Folle	ows
Λ7	0	1	0	0	1	Reset R	D	
BF	0	1	1	1	1	RD Stat	us	
B3	0	1	1	0	0	Force Re	eady	
B7	0	1	1	0	1	Enable A	fter R	ETI
8 B	0	0	0	1	0	Reset St	atus	
Co	mm	and	Byte	2D S	umm	ary		
Res	et			Resets	all in	terrupt ci	rcuitry	, disabl
Res	et Ti	iming		interru	ipts an	d bus req	. logic.	

Reset's timing for Port A or B to

standard Z80-CPU timing

Z 80-DMA Z 80A-DMA

Zeros Byte Counter and loads Starting

Address for both Ports Resets byte counter only. Addresses continue from present location. Enable Interrupt: Permits interrupt to occur Disable Interrupt Inhibits interrupt from occurring. Reset Interrupt: Resets and disables all interrupt circuits (similar to RETI). Overall enable or disable for all opera-Disable DMA: tions except interrupts; does not reset any functions. Next write to DMA will contain a mask to program which readable registers are to be read Next read will be from 1st register set as readable by response mask. Next read will be from status register. Ready will be considered active regardless of the state of external RDY pin. Used for Mem-Mem operations where no RDY signal is needed. DMA will not request bus until after it has received a RETL Resets Match and End of Block status bits

Read Byte

Load:

Continue:

Enable DMA.

Read Byte

Reset RD:

RD Status:

Enable

after RETI:

RST Status:

Force Ready:

Follows:

07	D ₆	D5	D4	D ₃	DZ	D1	00
NOT USED	PORT B UPPER ADDR	PORT B LOWER ADDR	PORT A UPPER ADDR	PORT A LOWER ADDR	BYTE UPPER COUNT	BYTE LOWER COUNT	STATUS

Interrupt Control Byte

07	D ₆	Ds	04	03	D2	D1	Do
NO EFFECT	INTERRUPT BEFORE REQUESTING BUS	STATUS AFFECTS INTERRUPT VECTOR	INTERRUPT VECTOR FOLLOWS	PULSE COUNT FOLLOWS	PULSE GENERATED	INTERRUPT ON MATCH FOUND	INTERRUPT AT END OF BLOCK

A "1" in a bit position selects the option.

Timing Control Byte

D7	06	D ₅	04	03	D2	D1	Do
WR END	RD END	NOT USED	NOT USED	MREQ	IORQ END	т1	TO
64 T S	T ₁	T ₀	Cycle	e Lengtl	1	5	12
	0	0	Survey St	4			
	0	1		3			
	1	0		2			
	1	1		1			

A "0" in D₂, D₃, D₆, or D₇ will cause the corresponding control signal to end 1/2 clock time before the end of the cycle. Note: the total operation (Read and Write in Transfer or Read in Search) must be at least 2 cycles long.

Z 80-DMA Z 80A-DMA

Programming the DMA (continued)

Mask Byte

A zero in a given bit position will cause a compare to be performed between that bit position in the compare word register and the same bit position in the data being read.

Match Byte

Up to an 8-bit word to be compared to $D_0 - D_7$ during a read. See MASK BYTE.

Status Byte

D7	D ₆	D ₅	Dą	D3	D2	D1	Do
NOT USED	NOT USED	END OF BLK	MATCH	INT. PENDING	NOT USED	READY	WRITE ADDRESS VALID

Pulse Count

This 8-bit word is loaded into a register. At the completion of each operation, the register is compared with the lower 8-bits of the byte counter. When it compares, the \overline{INT} line is pulsed (but no interrupt is generated).

Interrupt Vector

This 8-bit byte is supplied to the CPU during Interrupt acknowledge if the DMA is the highest priority interrupting device.

If bit 5 of the Interrupt Control Byte (see p. 7) has been set and the DMA has been programmed to interrupt on a given status condition then D_1 and D_2 of the vector will be modified as follows: Vector Bits D_2 D_1

D_2	D1	
0	0	INT on RDY
0	1	Match
1	0	End of Blk
1	1	Match, End of Blk

DMA Programming Example

The following example will show how the DMA may be programmed to transfer data from a peripheral (Port A) to memory (Port B). The table of bytes may be stored in memory and transferred to the DMA with an output instruction such as an OTIR.


Port A	Data Flow	Port B
Peripheral Address "X"5H	Block Length 1000 H Bytes	Memory Starting Address 1050H


READY from the peripheral is active high Memory address increments on each write

		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	DI	Do	HEX
1	Command Byte 1a Sets the DMA to receive Block length and Port A address and sets direction of transfer	0 Group 1	1 Blk Length Upper Follows	1 Blk Length Lower Follows	0 No Port A Upper Addr Follows	l Port A Lower Addr Follows	$A \xrightarrow{1} B$	Tra	a nsfer Search	6D
2	Port A Address Lower 8-bits	0	0	0	0	0	1	0	- 1	01
3	Block Length Lower 8-bits	0	0	0	0	0	0	0	0	00
4	Block Length Upper 8-bits	0	0	0	1	0	0	0	0	10
5	Command Byte 1b Defines Port A as periph- eral with fixed addresses	0 Group 1	0 No Timing Follows	l Fixed Addresses	X	l Port is IO	0 This is Port "A"	01	• 0 b	
6	Command Byte 1b - Defines Port B as a memory with incrementing addresses	0 Group 1	0 No Timing Follows	0 Address Changes	l Address Increments	0 Port is Memory	1 This is Port "B"	01	0	14
7	Command Byte 2b Sets mode to burst, sets DMA to expect Port B starting address	1 Group 2	lBurst	0 Mode	0 No Int Cont Byte Follows	l Port B Upper Addr Follows	I Port B Lower Addr Follows	02		CD
8	Port B Address Lower 8-bits	0	1	0	1	0	0	0	0	50
9	Port B Address Upper 8-bits	0	0	0	1	0	0	0	0	10
10	Command Byte 2c Sets Ready Active High	l Group 2	x	0 No Auto Restart	0 No wait States	l Rdy Active High	x	1	0	10
11	Command Byte 2d loads starting addresses and resets block counter	1 Group 2	1	0	0 Load	1	1	12/	_1	CF
12	Command Byte 2d Enables DMA to start	1 Group	0	0	0	0	1	1	1	
	operation	2			ENABLE DMA			20	-	87

subsequent operation, only two bytes are needed.

1. Command byte 2d	11001111	2. Command byte 2d	10001011
Reloads port addresses and block length	Load	Enables DMA	Enable DMA





CONDITION

INT

CE

RD

D0-D7

IORQ

"0"

0.8V

0.8V

"1"

4.2V

2 V

CLOCK

OUTPUT

43

 $-t_{D}(IT)-$



Z80-DMA A.C. Characteristics

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS	
ф	t _c t _w (ΦH) t _w (ΦL) t _{r, f}	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Times	400 170 170	[1] 2000 2000 30	nsec nsec nsec nsec		$[1] t_{C} = t_{W}(\Phi H) + t_{W}(\Phi L) + t_{r} + t_{f}$
Test	tH y	Any Hold Time for Specified Setup Time	0		nsec		
CE.	^t SΦ(CS)	Control Signal Setup Time to Rising Edge of Φ During Write Cycle	280		nsec		
D ₀₋₇	^t DR(D) ^t S∲(D) ^t DI(D) ^t F(D)	Data Output Delay from Falling Edge of RD Data Setup Time to Rising Edge of Φ During Write or MT Cycle Data Output Delay from Falling Edge of IORQ During INTA Cycle Delay to Floating Bus (Output Buffer Disable Time)	50	430 340 160	nsec nsec nsec nsec	[2] C _L = 50pF [3]	 Increase t_{DR(D)}by 10 nsec for each 50pF crease in loading up to 200pF max. Increase t_{DI(D)} by 10 nsec for each 50pF crease in loading up to 200pF max.
IEI	^t S(IEI)	IEI Setup Time to Falling Edge of IORQ During INTA Cycle	140		nsec		
IEO	^t DH(IO) ^t DL(IO) ^t DM(IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Faling Edge of IEI IEO Delay Tom Faling Edge of $\overline{M1}$ (Interrupt Occurring Just Prior to $\overline{M1}$) See Note A.		210 190 300	nsec nsec nsec	CL = 50pF	
IORO	ISO(IR)	IORO Setup Time to Rising Edge of PDuring Write Cycle	250	128.0	nsec		
MI	^t SΦ(M1)	$\overline{\text{M1}}$ Setup Time to Rising Edge of Φ During INTA or $\overline{\text{M1}}$ Cycle. See Note B.	210		nsec	1]
RD	¹S∳(RD)	$\overline{\mathrm{RD}}$ Setup Time to Rising Edge of Φ During $\overline{\mathrm{M1}}$ Cycle	240		nsec		이 나는 것은 적인이었다.
INT	tD(IT)	INT Delay Time from Condition Causing INT, INT generated only when DMA is inactive.		500	nsec		1 - 1 - 1 - 1 - 1
BAO	¹ DH(80) ¹ DL(80)	BAO Delay from Rising Edge of BAI BAO Delay from Falling Edge of BAI	150 150	200 200	nsec nsec		

Z80A-DMA A.C. Characteristics

Z80A-DMA as a Peripheral Device (Inactive State). $T_A = 0^{\circ}C$ to $70^{\circ}C$, Vcc = +5V±5%, Unless Otherwise Noted

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS	
Ф	t _c ^t w(ΦΗ) t _w (ΦL) t _{r,f}	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Times	250 105 105	[1] 2000 2000 30	nsec nsec nsec nsec		1] $t_C = t_W(\Phi H)^{+}t_W(\Phi L)^{+}t_r^{+}t_f$
	t _Н	Any Hold Time for Specified Setup Time	0		risec	Sur - Car	
ĈĒ	^t SΦ(CS)	Control Signal Setup Time to Rising Edge of Φ During Write Cycle	145		nsec		
D _{0 7}	^t DR(D) ^t SΦ(D) ^t DI(D) ^t F(D)	Data Output Delay from Falling Edge of RD Data Setup Time to Rising Edge of 4 ⁻ During Write or Mi Cycle Data Output Delay from Falling Edge of IORQ During INTA Cycle Delay to Floating Bus (Output Buffer Disable Time)	50	380 250 110	nsec nsec nsec nsec	[2] C _L = 50pF [3]	 Increase t_{DR(D)}by 10 nsec for each 50pF crease in loading up to 200pF max. Increase t_{D1(D)} by 10 nsec for each 50pF crease in loading up to 200pF max.
IEI	tS(IEI)	IEI Setup Time to Falling Edge of IORQ During INTA Cycle	140		nsec	1. Sec. 1.	
IEO	^t DH(IO) ^t DL(IO) ^t DM(IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of MTI (Interrupt Occurring Just Prior to MTI) See Note A		160 130 190	nsec nsec nsec	C _L = 50pF	
	tSΦ(IR)	$\overline{\mathrm{IORO}}$ Setup Time to Rising Edge of Φ During Write Cycle	115		nsec		
MI	^t SФ(M1)	$\overline{\text{M1}}$ Setup Time to Rising Edge of Φ During INTA or $\overline{\text{M1}}$ Cycle. See Note B.	90		nsec	Q.	
RD	tSØ(RD)	RD Setup Time to Rising Edge of ⊕ During M1 Cycle	115		nsec		and the second second
INT	¹ 0(IT)	INT Delay Time from Condition Causing INT. INT generated only when DMA is inactive.		500	nsec		
вао	¹ DH(BO) ¹ DL(BO)	BAO Delay from Rising Edge of BAI BAO Delay from Falling Edge of BAI	150 150	200 200	nsec	1. 1. 1.	

Z80-DMA A.C. Characteristics

Z80-DMA as a Bus Controller (Active State)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $Vcc = +5V\pm5\%$, Unless Otherwise Noted.

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
		Clock Period	.4	[12]	usec	
	tc	Clock Pulse Width, Clock High	180	2000	nsec	
ф	t _w (ΦH)		180	2000	nsec	
4	^t w(ΦL)	Clock Pulse Width, Clock Low	100	30	nsec	
	^t r, f	Clock Rise and Fall Time	1000	50	Hace	
	tD(AD)	Address Output Delay	1 2 38	145	nsec	
	tF(AD)	Delay to Float	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	110	nsec	$C_L = 50 p F$
	tacm	Address Stable Prior to MREQ (Memory Cycle)	[1]		nsec	D
A0-15	taci	Address Stable Prior to IORQ, RD or WR (I/O Cycle)	[2]	55.5	nsec	D
	t _{ca}	Address Stable from RD or WR	[3]		nsec	D
	t _{caf}	Address Stable From RD or WR During Float	[4]	2.118	nsec	D
171.2		Data Output Delay	1.000	260	nsec	[4], 사람 영경
	^t D(D)	Delay to Float During Write Cycle	12	90	nsec	
	^t F(D)	Data Setup Time to Rising Edge of Clock During Read	50		nsec	CL = 200p F
	^t S∲(D)	When Rising Edge Ends RD	1.1		indee in	of root.
D ₀₋₇	$^{t}S\overline{\Phi}(D)$	Data Setup Time to Falling Edge of Clock During Read When Falling Edge Ends RD	60		nsec	
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Data Stable Prior to WR (Memory Cycle)	[5]		nsec	D
	tdcm		[6]	1.62	nsec	D
	^t dci	Data Stable Prior to WR (I/O Cycle)	[7]		nsec	D
1	tcdf	Data Stable From WR	1/1		lisec	
	t _H	Any Hold Time for Setup Time	0	- Alice	nsec	a stand
	tDL ₄ (MR)	MREQ Delay from Falling Edge of Clock, MREQ Low		100	nsec	
	tDHP(MR)	MREQ Delay from Rising Edge of Clock, MREQ High		100	nsec	
MREQ		MREQ Delay from Falling Edge of Clock, MREQ High	1.1	100	nsec	And the second
in the G		MREQ Delay from Falling Edge of Clock, MREQ Low		100	nsec	$C_1 = 50 pF$
	^t DLΦ(MR)	Pulse Width, MREQ Low	[8]		nsec	D
	tw(MRL)	Pulse Width, MREQ High	[9]	1.2	nsec	D
	tw(MRH)	Pulse width, MREQ High	[8]	1	11300	5
	^t DLΦ(IR)	IORQ Delay from Rising Edge of Clock, IORQ Low		90	nsec	
	tDLT(IR)	IORQ Delay from Falling Edge of Clock, IORQ Low		110	nsec	C _L = 50p F
IORQ	tDHΦ(IR)	IORQ Delay from Rising Edge of Clock, IORQ High	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100	nsec	CL - Sobi
	tDHT(IR)	IORQ Delay from Falling Edge of Clock, IORQ High	3	110	nsec	
	tDLΦ(RD)	RD Delay from Rising Edge of Clock, RD Low		100	nsec	State and
	$tDL\overline{\Phi}(RD)$	RD Delay from Falling Edge of Clock, RD Low	42.3.2	130	nsec	
RD		RD Delay from Rising Edge of Clock, RD High	1. 1. 1. 1. 1.	100	nsec	$C_L = 50 pF$
	tDHΦ(RD) tDHΦ(RD)	RD Delay from Falling Edge of Clock, RD High		110	nsec	1.1.1
-, 0	toutuut	WR Delay from Rising Edge of Clock, WR Low		80	nsec	1
	^t DLΦ(WR)	WR Delay from Falling Edge of Clock, WR Low		90	nsec	and the second second
WR	tDL (WR)	WR Delay from Falling Edge of Clock, WR High		100	nsec	$C_1 = 50 pF$
VV P	^t DHΦ(WR)	WR Delay from Rising Edge of Clock, WR High		100	nsec	of coby
	^t DHΦ(WR).		[10]	100		
	tw(WRL)	Pulse Width, WR Low	[10]		nsec	Sere 1
WAIT	t _s (WT)	WAIT Setup Time to Falling Edge of Clock	70	1	nsec	1. A. P.
BUSRQ	^t D(BQ)	BUSRQ Delay Time from Rising Edge of Clock	100	1.128	nsec	
	t F(C)	Delay to Float (MREQ, IORQ, RD and WR)		100	nsec	the Barris

NOTES: A. Data should be enabled onto the DMA data bus when RD is active.

B. All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock.

$ \begin{array}{ll} 1 & t_{acm} = t_w(\Phi H) + t_f - 75 \\ 2 & t_{aci} = t_c - 80 \\ 3 & t_{ca} = t_w(\Phi L) + t_f - 40 \\ 4 & t_{caf} = t_w(\Phi L) + t_f - 60 \end{array} $	[5] $t_{dcm} = t_c - 180$ [6] $t_{dci} = t_w(\Phi_L) + t_r - 180$ [7] $t_{cdf} = t_w(\Phi_L) + t_r - 50$ [8] $t_w(MRL) = t_c - 40$	$ \begin{array}{l} \textbf{(9)} t_{w}(MRH) = t_{c}-40 \; \text{Std. CPU Timing} \\ t_{w}(MRH) = t_{w}(\Phi_{H}) + t_{f}-30 \; \text{Variable 1 Cycle.} \\ \textbf{(10)} t_{w}(WR) = t_{c}-40 \; \text{Std. CPU Timing} \\ t_{w}(WR) = t_{w}(\Phi_{H}) + t_{r}-30 \; \text{Variable 1 Cycle.} \\ \textbf{(12)} \; t_{c} = t_{w}(\Phi_{H}) + t_{w}(\Phi_{L}) + t_{r}+t_{f} \\ \end{array} $
---	---	---

44

Z 80-DMA Z 80A-DMA



Z80A-DMA A,C. Characteristics

Z80A-DMA as a Bus Controller (Active State) $T_A = 0^{\circ}C$ to $70^{\circ}C$, $Vcc = +5V\pm5\%$, Unless Otherwise Noted.

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
	tc	Clock Period	.25	[12]	μsec	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
	tw(ΦH)	Clock Pulse Width, Clock High	110	2000	nsec	
Φ	tw(ΦL)	Clock Pulse Width, Clock Low	110	2000	nsec	
	t _{r, f}	Clock Rise and Fall Time		30	nsec	
1	tD(AD)	Address Output Delay		110	nsec	
	tF(AD)	Delay to Float		90	nsec	$C_L = 50pF$
	tacm	Address Stable Prior to MREQ (Memory Cycle)	[1]		nsec	D
A0-15	taci	Address Stable Prior to IORQ, RD or WR (I/O Cycle)	[2]	1.1.1.1	nsec	D
	t _{ca}	Address Stable from RD or WR	[3]		nsec	D
	tcaf	Address Stable From RD or WR During Float	[4]		nsec	D
S. P. S.	tD(D)	Data Output Delay		180	nsec	
	tF(D)	Delay to Float During Write Cycle		100	nsec	
	tSP(D)	Data Setup Time to Rising Edge of Clock During Read	35		nsec	C _L = 200p F
	54(0)	When Rising Edge Ends RD		A No. 3		of roop
D ₀₋₇	tS⊕(D)	Data Setup Time to Falling Edge of Clock During Read When Falling Edge Ends RD	50		nsec	
		Data Stable Prior to WR (Memory Cycle)	(6)			0
	tdcm	Data Stable Prior to WR (Memory Cycle) Data Stable Prior to WR (I/O Cycle)	[5]	12.20	nsec	D
	tdci	Data Stable Frior to WR (1/O Cycle)	[6]	1	nsec	D
1	^t cdf	Data Stable From WR	[7]		nsec	D
24	tH	Any Hold Time for Setup Time		0	nsec	
		MREQ Delay from Falling Edge of Clock, MREQ Low		75	nsec	
	^t DHΦ(MR)	MREQ Delay from Rising Edge of Clock, MREQ High		75	nsec	
MREQ	tDHP(MR)	MREQ Delay from Falling Edge of Clock, MREQ High		75	nsec	
	tDLP(MR)	MREQ Delay from Falling Edge of Clock, MREQ Low	1.	80	nsec	$C_L = 50 pF$
	tw(MRL)	Pulse Width, MREQ Low	(8)		nsec	D
	tw(MRH)	Pulse Width, MREQ High	[9]		nsec	D
	^t DLΦ(IR)	IORO Delay from Rising Edge of Clock, IORO Low		75	nsec	
IORQ	tDLΦ(IR)	IORQ Delay from Falling Edge of Clock, IORQ Low	1.1.1.1.1.1.1.1	80	nsec	
iona	tDHΦ(IR)	IORQ Delay from Rising Edge of Clock, IORQ High		80	nsec	C _L = 50p F
	^t DHΦ(IR)	IORQ Delay from Falling Edge of Clock, IORQ High		80	nsec	
	^t DLΦ(RD)	RD Delay from Rising Edge of Clock, RD Low		75	nsec	en de la set
RD	^t DL⊕(RD)	RD Delay from Falling Edge of Clock, RD Low	1 1 6	95	nsec	
ΠU	tDHΦ(RD)	RD Delay from Rising Edge of Clock, RD High		75	nsec	$C_L = 50pF$
185	^t DH⊕(RD)	RD Delay from Falling Edge of Clock, RD High		80	nsec	
	^t DLΦ(WR)	WR Delay from Rising Edge of Clock, WR Low		60	nsec	
e le si	tDL (WR)	WR Delay from Falling Edge of Clock, WR Low		80	nsec	
WR	tDHT(WR)	WR Delay from Falling Edge of Clock, WR High		80	nsec	$C_L = 50 pF$
	tDHΦ(WR)	WR Delay from Rising Edge of Clock , WR High		80	nsec	
	tw(WRL)	Pulse Width, WR Low	[10]		nsec	
WAIT	t _s (WT)	WAIT Setup Time to Falling Edge of Clock	70		nsec	
BUSRO	^t D(BQ)	BUSRO Delay Time from Rising Edge of Clock	100	. K	nsec	
· · · · / ·	t _{F(C)}	Delay to Float (MREQ, IORQ, RD and WR)		80	nsec	

NOTES: A. Data should be enabled onto the DMA data bus when RD is active.

All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock. B. C.

Output Delay vs. Loaded Capacitance

TA = 70° C Vcc = $+5V\pm5\%$ (1) Δ C = +100P(Ap $-A_{15}$ and Control Signals), add 30 nsec to timing shown. D. During Standard CPU Timing

	$t_{acm} = t_{w}(\Phi H) + t_{f} - 75$	[5]	$t_{dcm} = t_c - 180$
	$t_{aci} = t_c - 80$	[6]	$t_{dci} = t_w(\Phi L) + t_r - 180$
[3]	$t_{ca} = t_w(\Phi L) + t_r - 40$		$t_{cdf} = t_w(\Phi L) + t_r - 50$
[4]	$t_{caf} = t_w(\Phi L) + t_r - 60$		$t_w(MRL) = t_c - 40$

- [9] $t_w(MRH) = t_c 40$ Std. CPU Timing $t_w(MRH) = t_w(\Phi H) + t_f - 30$ Variable 1 Cycle. [10] $t_{W}(WR) = t_{C}-40$ Std. CPU Timing $t_{W}(WR) = t_{W}(\Phi H)^{+}t_{f}-30$ Variable 1 Cycle.
- [12] $t_c = t_w(\Phi H) + t_w(\Phi L) + t_r + t_f$

A.C. Timing Diagrams


Z80 and Z80A as a Bus Controller (Active State)

Timing measurements are made at the following voltages, unless otherwise specified:

	"1"	"0"
CLOCK	4.2V	V8.0
OUTPUT	2 V	0.8V
INPUT	2 V	0.8V
FLOAT	ΔV =	+0.5V

Z 80-DMA

Z 80A-DMA



47

Z 80-DMA Z 80A-DMA

Absolute Maximum Ratings

Temperature Under Bias	Specified operating range
Storage Temperature	-65°C to +150°C
Voltage On Any Pin with Respect to Ground	-0.3V to +7V
Power Dissipation	1.5W

Note: All AC and DC characteristics remain the same for the military grade parts except $I_{\rm CC}{=}~200~mA$

* Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Z80-DMA D.C. Characteristics

TA = 0°C to 70°C. VCC = SV 15% unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
VII C	Clock Input Low Voltage	-0.3		0.45	v	
VIIIC	Clock Input High Voltage	V _{cc} -0.6		Vee+0.3	v	
v _{ii}	Input Low Voltage	-0.3		0.8	v	
VIII	Input High Voltage	2		VCC	V	
V _{OI}	Output Low Voltage			04	V	$I_{OL} = 2 \text{ mA}$
V _{OH}	Output High Voltage	2.4			v	l _{OH} = -250μA
Vcc	Power Supply Current			150	mA	t _C = 400 nsec
I _{L1}	Input Leakage Current			10	μA	$V_{\rm IN}$ = 0 to $V_{\rm CC}$
ГОН	Tri-State Output Leakage Current in Float			10	μA	$V_{OUT} = 2.4$ to V_{O}
hot	Tri-State Output Leakage Current in Float			-10	μA	V _{OUT} = 0.4V
ILD	Data Bus Leakage Current in Input Mode			±10	μA	$0 \le V_{\rm IN} \le V_{\rm CC}$

Z80A-DMA D.C. Characteristics


 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
$v_{\rm ILC}$	Clock Input Low Voltage	-0.3		0.45	v	
VIIIC	Clock Input High Voltage	V _{cc} -0.6		V _{cc} +0.3	v	
\mathbf{v}_{H} (Input Low Voltage	-0.3		0.8	v	
VIII	Input High Voltage	2		VCC	v	1
Voi	Output Low Voltage		1.2.4	0.4	v	$I_{OL} = 2 \text{ mA}$
V _{OH}	Output High Voltage	2.4			v	l _{OH} = -250 μA
Vcc	Power Supply Current		90	200	mA	$t_c = 250$ nsec
ILI	Input Leakage Current			10	μA	$V_{IN} = 0$ to V_{CC}
ILOH	Tri-State Output Leakage Current in Float	alet a		10	μA	$V_{OUT} = 2.4$ to V_{CC}
hot -	Tri-State Output Leakage Current in Float	125		-10	μA	$V_{OUT} = 0.4V$
I _{LD}	Data Bus Leakage Current in Input Mode	and May		±10	μA	0 « VIN « VCC



Capacitance

Symbol	Parameter	Max.	Unit	Test Condition
Сф	Clock Capacitance	35	pF	Unmeasured Pins
C _{IN}	Input Capacitance	5	pF	Returned to Ground
COUT	Output Capacitance	10	pF	



Package Configuration


	0			36 3 4
As	-	1	40	► A6
As	-	2	39	A7
A3	-	3	38	IEI
A2	-	4	37	INT
A1	-	5	36	> IEO
A	+	6	35	- D0
4		7	34	- D1
WR	-	8	33	- D2
RD	-	9	32	< ► D3
IORO	-	10 280-DMA	31	- D4
+5V		11	30	- GND
MREQ	-	12	29	- D5
BAO	-	13	28	- D6
BAI		14	27	- D7
BUSRO	-	15	26	- M1
WAIT	-	16	25	RDY
A15	-	17	24	- A8
A14	-	18	23	► Ag
A13	-	19	22	A10
A12	-	20	21	A11
	1.			

ORDERING NUMBERS:


Z80-DMA	D1	for dual in-line ceramic slam package
Z80-DMA	B1	for dual in-line plastic package
Z80A-DMA	D1	for dual in-line ceramic slam package
Z80A-DMA	B1	for dual in-line plastic package

MECHANICAL DATA (dimensions in mm)

40-PIN CERAMIC DUAL IN-LINE SLAM PACKAGE



40-PIN PLASTIC DUAL IN-LINE PACKAGE



Product Specification

The SGS-ATES Z80 product line is a complete set of microcomputer components, development systems and support software. The Z80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

The Z80-SIO (Serial Input/Output) circuit is a programmable, dual-channel device which provides formatting of data for serial data communication. It is capable of handling asynchronous, synchronous and synchronous bit oriented protocols such as IBM BiSync, HDLC, SDLC and virtually any other serial protocol. It can generate CRC codes in any synchronous mode and can be programmed by the CPU for any traditional asynchronous format.

Structure

- N-channel Silicon Gate Depletion Load Technology
- 40 Pin DIP
- Single 5 volt power supply
- Single phase 5 volt clock
 Two Full Duplex channels

Features


- Two independent full duplex channels
- Data rates 0 to 550K bits/second

• Receiver data registers quadruply buffered; transmitter doubly buffered.

Z 80-SIO

- Asynchronous operation
 5, 6, 7 or 8 bits/character
- $-1, 1\frac{1}{2}$ or 2 stop bits
- Even, odd or no parity
- x1, x16, x32 and x 64 clock modes
- Break generation and detection
- Parity, Overrun and Framing error detection
- Binary Synchronous operation
- Internal or external character synchronozation
- One or two Sync characters in separate registers
- Automatic Sync Character Insertion
- CRC generation and checking
- HDLC or IBM SDLC operation
- Automatic Zero insertion and deletion
- Automatic Flag insertion
- Address field recognition
- I-field residue handling
- Valid receive messages protected from overrun
- CRC generation and checking
- Eight modem control inputs and outputs
- Both CRC-16 and CRC-CCITT (-0 and -1) are implemented
- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic.
- All inputs and outputs fully TTL compatible.

Fig. 8 - SIO BLOCK DIAGRAM




SIO Architecture


A block diagram of the SIO is shown in Figure 8. The internal structure includes a Z80-CPU bus interface, internal control and interrupt logic and two full duplex channels. The interrupt control logic determines which channel and which device within the channel is the highest priority for purposes of the automatic interrupt vectoring. Priority is fixed with Channel A assigned higher priority than Channel B and the Receiver, Transmitter and External/Status assigned priority in that order within each channel.

The channel logic is shown in block form in Figure 9. Each channel has five 8-bit control registers, two 8-bit status registers and two 8-bit sync character registers. The interrupt vector is written into an additional 8-bit register in Channel B and may also be read thru that channel. The receiver has three 8-bit buffer registers in FIFO arrangement in addition to the 8-bit input shift register. The transmitter has one 8-bit buffer register in addition to the 8-bit output shift register. The CRC generator/checkers are 16bit shift registers with appropriate internal feedback (programmable) for two different CRC codes.

Fig. 9 - CHANNEL BLOCK DIAGRAM



Pin Description



System Data Bus (bidirectional, tristate)

 $D_0 - D_7$

 B/\overline{A}

 C/\overline{D}

 \overline{CE}

MI

RD

IEI


IEO

INT

RESET

- Channel B or A select (input high is Channel B) Control or Data select (input high is
- control) Chip Enable (input, active low)
- Machine Cycle One Signal from Z80-CPU (input, active low) IORO Input/Output request from Z80-CPU
 - (input, active low) Read Cycle Status from the Z80-CPU (input, active low)
 - System Clock (input)
 - Reset (input, active low) disables both receivers and transmitters. TxDA and TxDB are forced marking. Modem controls are forced high. Control registers must be rewritten after SIO is reset and before any data is transmitted or received. All interrupts are disabled. Interrupt Enable In (input, active high) Interrupt Enable Out (output, active high) IEI and IEO form a daisy-chain connection for priority interrupt control. Interrupt Request (output, open

drain, active low).



on Bonding Option.) May be x1, x16,

x32 or x64 baud rate, but same multi-

plier must be observed as for receiver. The TxC and RxC inputs are Schmitt-

trigger buffered, for relaxed rise and

fall time requirements.

RTSA, RTSB


Request to Send (2 pins, outputs, active low.) When the RTS bit is set, the RTS pin goes low. When the bit is reset in asynchronous mode, the pin goes high, but only after the transmitter is empty. In synchronous modes, RTS is a simple output which strictly follows the state of the RTS bit. Data Terminal Ready (2 pins, output, active low.) Pin follows state programmed with DTR bit. (Two pads, one per channel. See note on Bonding Option.)

External Character Synchronization (2 pins, input/output, active low.) If the External Synchronization mode is selected, assembly of characters will begin on the next rising edge of RxC. If internal character sync modes are selected, the pins are outputs that are active during part of the clock cycles that a sync character is recognized. The sync condition is not latched, so this pin will be active every time a sync pattern is recognized, regardless of character boundaries. In asynchronous modes, these pins are simple inputs to the Hunt/Sync bits in Status Register 0 and may be used for any input function desired.

NOTE: When used as an external synchronization pin, it must not become active for three system clock cycles after the previous rising edge of RxC. This requirement normally can be met by allowing SYNC to change only on the falling edge of RxC.

Note on Bonding Option:

Due to package constraints, there are only two pins available for the three signals, TxCB, RxCB and DTRB. They are normally bonded so that \overline{TxCB} and \overline{RxCB} are one pin, and RxTxCB and DTRB is an available output. If there is a requirement for different clock rates or phases for \overline{RxCB} and \overline{TxCB} , they may be bonded independently by sacrificing DTRB.



Timing Waveforms

WRITE CYCLE

Illustrated here is the timing associated with a data or control byte being written into the SIO. Z80 Output Instructions satisfy this timing.

READ CYCLE

The timing associated with reading data or a status register within the SIO is illustrated here. Z80 Input instructions satisfy this timing.


INTERRUPT ACKNOWLEDGE CYCLE

Some time after an interrupt is requested by the SIO, the CPU will send out an interrupt acknowledge (MI and \overline{IORQ} .) During this time, the interrupt logic of the SIO will determine the highest priority function which is requesting an interrupt. To insure that the daisy chain enable lines stabilize, channels are inhibited from changing their interrupt request status when \overline{MI} is active (low). If the SIO will place the appropriate interrupt vector on the data bus when \overline{IORQ} goes active.

RETURN FROM INTERRUPT CYCLE

If a Z80 peripheral device has no interrupt pending and is not under service, then its IEO = IEI. If it has an interrupt under service (i.e. it has already interrupted and received an interrupt acknowledge) then its IEO is always low, inhibiting lower priority chips from interrupting. If it has an interrupt pending which has not yet been acknowledged, IEO will be low unless an "ED" is decoded as the first byte of a two byte opcode. In this case, IEO will go high until the next opcode byte is decoded, whereupon it will again go low. If the second byte of the opcode was a "4D" then the opcode was an RETI instruction.

After an "ED" opcode is decoded, only the peripheral device which has interrupted and is currently under service will have its IEI high and its IEO low. This device is the highest priority device in the daisy chain which has received an interrupt acknowledge. All other peripherals have



IEI = IEO. If the next opcode byte decoded is "4D", this peripheral device will reset its "interrupt under service" condition.

Wait cycles are allowed in the $\overline{M1}$ cycles.


Operation Of SIO


Daisy Chain Interrupt Servicing

The following illustration is a typical nested interrupt sequence which may occur in the SIO. In a system with several peripheral chips, the other chips may be included in the daisy chain with either higher or lower priority than the SIO channels.

In this sequence, the transmitter of Channel B interrupts and is granted service. While it is being serviced, an external/ status interrupt from Channel A occurs and is granted

service. The service routine for the Channel A interrupt is completed and either the RETI instruction is executed or the RETI command is written into the SIO to indicate to Channel A that the external/status interrupt routine is complete. At this time, the service routine for the Channel B transmitter is resumed. When this routine is completed, another RETI instruction is executed to complete the service.





5. Channel B transmitter's derive routine complete, second RETI issued.

55

Operation Of SIO (continued)

Operation of the SIO is determined by the contents of the control registers. These must be programmed before any operations can be performed by the SIO. Some commands and modes may be changed during operation. The device status registers can be read at any time.

ASYNCHRONOUS MODES


The receiver ports are quadruply buffered, i.e. there are three storage registers in addition to the input shift register. This allows additional time for the CPU to service an interrupt at the beginning of a block of high-speed data transfer. The error flags are also quadruply buffered and are loaded at the same time as the character. The Receiver Overrun and Parity Error flags are not reset unless an Error Reset, (latches) Command (Command 6) is issued. End of Frame and CRC/ Framing error always reflect the state of the character currently in the buffer and are not reset by error reset. Thus, when the error status is read, it will reflect an error in the current word in the receive buffer in addition to any parity or overrun errors received since the last Error Reset, (latches) Command. In order to keep correspondence between the state of the error buffer and the contents of the receive registers, the status register should be read before the data (see exception). This is easily accomplished if the vectored interrupts are used since a special interrupt vector is generated for errors or end of frame.

If the status is read after the data is read, the error data for the next data word will also be included if it has been stacked in the buffer. If operations are being performed rapidly enough so that the next character will not yet be received, then the status register will remain valid. The exception occurs when the "Receive Interrupt on First Character Only" mode is selected. A special interrupt in this mode will hold error data and the character itself (even if read from the buffer) until the Error Reset, (latches) Command is issued. This prevents further data from becoming available in the receiver until the Reset is issued.

If the Interrupt on Every Character mode is selected, the interrupt vector will be different if error states exist in the status register. If receiver overrun should occur, despite the quadruple buffering, the most recent character received will be loaded. The character preceding it will be lost. When the character which has been written over other characters is read, the Overflow bit will be set and the "Special Receive Condition" vector returned if "Status Affects Vector" is enabled.

It is possible to use the SIO in a polled environment. This requires monitoring of the "Receive Character Available" bit to know when to read a character. This bit is reset automatically when the receive buffers are all empty. The "Transmit Buffer Empty" bit is high whenever the transmit buffer is empty. In polled operation, it should be checked before writing data into the transmitter to prevent overwriting of data.





TRANSMISSION

A data character sent by the SIO will be assembled as follows in asynchronous modes:

Idle state (no characters being sent) is a marking line (high) unless a break has been programmed in the control register, in which case, the line will remain spacing until the "send break" command has been removed or the chip is reset.

Transmission cannot begin unless the Transmit Enable bit is set. If the Auto Enables option is selected, then \overline{CTS} must be low as well. If the 5 bits/character mode is selected, then unused bits (D_5 , D_6 and D_7) must be zero in each data byte written into the SIO.

RECEIVING

Asynchronous reception will begin when the Receiver Enable bit is set. If the Auto Enables option is selected, the \overline{DCD} must be low as well. A low (spacing) condition on RxD indicates a start bit. If the low persists for ½ bit time, the start bit is assumed to be valid and the data input is then sampled at mid-bit time until the entire character is assembled. This method of detecting a start bit improves error rejection when noise spikes exist on an otherwise marking line. If the X1 clock mode is selected, bit synchronization must be accomplished externally.

Synchronous Modes

The various synchronous modes all require a x1 clock for transmission and reception. Data is sampled on the rising edge of \overline{RxC} . Transmitter data transitions occur on the falling edge of \overline{TxC} .

In all cases, the receiver is in a hunt mode after a reset (internal or external). The hunt can begin only when the receiver is enabled. Only when character synchronization has been achieved can data transfer begin. If there is a loss of character synchronization, the hunt mode can be reentered by writing a control word with the "Enter Hunt Mode" bit set.

The differences in operation of the monosync, bisync and external sync modes are only in the manner in which initial synchronization is achieved. Note: The mode of operation must be selected before the sync characters are loaded, since the registers are used differently in the various modes.

MONOSYNC; (8-BIT SYNC MODE)

Matching of a single sync character, programmed into Write register 7, implies character synchronization, which enables data transfer.

BISYNC: (16-BIT SYNC MODE)

Matching of two adjacent sync characters programmed in Write Registers 6 and 7 implies character synchronization. In both monosync and bisync modes, the SYNC pin will be active (low) any time the sync character sequence is detected and will remain low for the clock cycle in which it is detected.

EXTERNAL SYNC MODE


In this mode, character assembly *begins* on the first rising edge of \overline{RxC} after the \overline{SYNC} pin becomes active (low). It should be held active for at least one complete clock cycle.

In Monosync, Bisync and External sync modes, assembly will continue until the SIO is reset (either internally or with the Reset pin) or until the receiver is disabled (by command or with the \overline{DCD} pin in the Auto Enables Mode) or until the CPU sets the "Enter Hunt Mode" bit.

After initial synchronization has been achieved, the Monosync, Bisync, and External Sync modes are very similar. Any differences will be noted in the following, which is meant to apply to all three modes.

SYNCHRONOUS FORMATS

MONOSYNC MESSAGE FORMAT (Internal Sync Detect)



BISYNC MESSAGE FORMAT (Internal Sync Detect)



EXTERNAL SYNC DETECT FORMAT



Synchronous Modes (continued)

Synchronous Modes (Except SDLC) Transmission:

A. Default state (after a Reset or transmitter not enabled) is a marking line. Break may be programmed to generate a spacing line, which begins as soon as programmed, regardless of the contents of the send register. With the transmitter enabled, and after modes have been selected, default is continuous transmission of the 8 or 16 bit sync character.

B. Several Interrupt modes are possible:

- 1. Transmit interrupts enabled every time that the transmit buffer becomes empty, an interrupt will be generated if the "Transmit Interrupt Enable" bit is set. The interrupt may be satisfied by either writing another character into the transmitter or by resetting the Transmitter Interrupt Pending latch with the "Reset Transmitter Interrupt Pending" command (Command 5). If the interrupt is satisfied with this command and nothing more is written into the transmitter, there will be no further transmitter interrupts, as it is the buffer becoming empty that causes the interrupt. When another character is written, the transmitter can again become empty and interrupt again.
- External/Status interrupts enabled If the External/ Status Interrupt Enable bit is set, Transmitter conditions such as starting to send CRC characters, starting to send Sync characters, and CTS changing state cause interrupts, which have a unique vector if "Status Affects Vector" is set.
- 3. All interrupts may be disabled for operation in a polled mode or to prevent interrupts at inappropriate times in a program's execution.
- C. If CRC is not enabled, sync characters will automatically be inserted when the transmitter has no data to send. An interrupt is generated only after the first automatically inserted sync character has been loaded. If CRC is enabled, the first time the transmitter has no data to send, the 16bit CRC is automatically sent, followed by sync characters. While sending CRC, the "Sending CRC/SYNCS" bit is set and the "Transmit Buffer Empty" bit indicates full. CRC is not calculated on the automatically inserted sync characters, but it will be calculated on any sync character sent as data unless the CRC generator is disabled when that character is loaded to the transmit shift register from the transmit buffer. When the CRC has been sent, the "Transmit Buffer Empty" bit goes high again, and an interrupt is generated to indicate that another message can begin. Control of the CRC generator may procede as follows:

The CRC generator should be reset by issuing the "RESET TRANSMIT CRC GENERATOR" Command, before any data is loaded. After CRC and the entire transmitter is enabled, data may be loaded. Before CRC is to be sent (but after the first data has been loaded), the CRC/SYNC SENT/SENDING flag must be reset with the "RESET CRC/SYNC SENT SENDING" Command.

Because sending of the CRC is inhibited when the CRC/ SYNCS SENT/SENDING flag is set, the SIO can be used to automatically insert fill characters within messages instead of automatically sending the CRC. CRC is not calculated on syncs automatically inserted and when the end of the message is reached, the flag can be reset, thus allowing the CRC to be sent.

- D. If the transmitter is disabled while a character is being sent, that character (whether Data, CRC or SYNC) will be sent as normal but will be followed by a marking line rather than CRC or sync characters. A character in the buffer when the transmitter is disabled will remain in the buffer. However, a programmed break will be effective as soon as it is written into the control register. Characters being transmitted, if any, will be lost.
- E. In all modes, characters are sent low-order bits first, i.e., D_0 before D_1 , etc. for as many bits as are programmed. This requires right-hand justification of data to be transmitted if word length is less than 8 bits. If word length is 5 bits or less, the special technique described in the "Transmit Bits/Char" section must be used for the data format.

Synchronous Modes (Except SDLC) Reception:

- A. After programming the mode and sync characters (in that order), the receiver may be enabled. It will then be in the Hunt Mode and will stay in that mode until:
- 1. A match is made with a single sync character (monosync mode) or
- 2. A match is made with a dual sync character (BiSync mode) or
- The external <u>SYNC</u> pin is forced low. In cases (1) and (2) the external <u>SYNC</u> pin is an output which indicates that character synchronization has been achieved. In case (3) it is an input.
- B. Character assembly begins after sync has been achieved. Four interrupt modes are possible.
- 1. No interrupts enabled for a purely polled operation or for "off line" conditions.
- 2. Interrupt on first character only. This mode would normally be used to start a software polling loop or a block transfer instruction using the WAIT/READY output to synchronize the CPU to the incoming data rate. It could also be used with a DMA device. In this mode, the SIO will interrupt on the first character and thereafter will only interrupt if errors are detected. The mode is reset with the "Reset Receive Interrupt on First Character" command (Command 4).

The first character received after this command is issued will also cause an interrupt. If External/Status interrupts are enabled, they may interrupt at any time. Parity errors do not cause interrupts in this mode, but End-of-Frame (SDLC Mode) and receiver overrun do cause interrupts.

3. Interrupt on every 'character – whenever the receiver buffer has a character an interrupt is generated. Error and special conditions generate a special vector if the "Status Affects Vector" mode is selected. A parity error may optionally not generate the special vector.

- C. CRC checking generation may be used in the synchronous modes.
 - Calculation of the CRC on a particular character begins 8 bit times after the word has been transferred to the receive buffer. If CRC is enabled before the next character is transferred to the receive buffer, CRC will be calculated on the character. If CRC is disabled before the time of the next transfer, calculation will proceed on the word in progress, but the word just transferred to the buffer will not be include This allows starting and stopping CRC checking on the various characters employed in BiSync.
- The CRC may be enabled and disabled as many times as necessary for a given calculation.
- 3. CRC Codes are selected during the mode selection process. Either the CRC-16 polynomial X¹⁶ + X¹⁵ + X² + 1 or the SDLC polynomial X¹⁶ + X¹² + X⁵ + 1 may be used. In all except SDLC mode, the CRC calculator and checker are reset to all 0's. Transmitter and receiver must use the same polynomial.
- 4. In Monosync, Bisync and External Sync modes, the CRC/FRAMING ERROR bit contains the result of the comparison of the CRC checker to "all zeros" 16 bit times after the character has been loaded from the receive shift register to the buffer. The comparison is made with each load and is valid only as long as the character remains in the buffer. If time increases down the page, then the following holds:

Character "A" loaded into the buffer


Character "B" loaded into the buffer... If CRC is disabled before "C" is in the buffer it will no be calculated on "B".

Character "C" loaded into buffer... After "C" is loaded the "CRC FRAMING ERROR" bit shows the result of the comparison *thru* Character "A".

Character "D" loaded into buffer... After "D" is in buffer, the CRC ERROR bit shows the result of the comparison thru Character "B".

Because of the serial operation of the CRC calculation, the receiver clock (\overline{RxC}) must go through 16 cycles after the CRC character has been loaded into the receive buffer (20 cycles after the last bit is at the SIO RxD pin) before the CRC calculation is complete.

Synchronous Modes (continued)



SDLC MODE TRANSMISSION:

A. Normally, the CRC generator should be reset (with the "Reset Transmit CRC Generator" command) before a data block is transmitted. Reset may occur any time after the CRC of the previous message has been sent. During the time that CRC is being sent, the CRC SYNC SENT/SENDING BIT WILL BE

SDLC MODE TRANSMISSION:

- A. Normally, the CRC generator should be reset (with the "Reset Transmit CRC Generator" command) before a data block is transmitted. Reset may occur any time after the CRC of the previous message has been sent. During the time that CRC is being sent, the CRC/SYNC SENT/SENDING bit will be set, but the TRANS BUFFER EMPTY bit will not be set. After the CRC has been sent, the TRANS BUFFER EMPTY bit is set again, which will cause an interrupt signifying that the CRC has been sent, if transmit interrupts are enabled.
- B. The idle device state (if the transmitter is enabled) is continuous flags being transmitted. If the transmitter is not enabled, a marking line is sent (idle line state).
- C. An abort sequence may be sent by issuing the "Send Abort" command (Command 1). This causes at least 8 but less than 14 one's to be sent before the line reverts to continuous flags. Any data being transmitted and any data in the transmit buffer will be lost.
- D. One to 8 bits per character may be sent. See the Register Description of Write Register 5, Transmit Bits Char. for an explanation of how this is accomplished. Since the number of bits/character may be changed "on the fly", this feature may be used to fill a data field with any number of bits. When used in conjunction with the Receiver Residue Codes, the SIO may receive a message of any number of bits length and retransmit it exactly as received with no previous information about the character structure of the I-field (if any). A change in the number of bits/character will not affect the character in the process of being shifted out. Characters will be sent with the number of bits programmed at the time that the character is loaded from the buffer to the transmitter.

E. As in other synchronous modes, the two byte CRC sequence will be sent automatically when the transmitter has no more data to send, i.e. when there is no character in the transmit buffer and the transmit shift register is empty. When the CRC sending begins, the CRC/SYNCS SENT/SENDING bit is set and a status change interrupt is generated if external/status interrupts are enabled. This may be used as a transmitter underrun indication. After the CRC has been sent, the line reverts to continuous flags, without shared zeros, i.e. ... 01111110011111100111111100

- Control of the CRC generator may proceed as follows:
- 0. Set up necessary mode (only at initial power on) 1. Reset CRC generator
- 2. Write first 2 bytes of data (i.e. address and or control bytes)
- 3. Reset CRC/SYNCS SENT/SENDING bit
- 4. Write rest of data
- 5. After data is complete, CRC & flags will be sent automatically, and this sequence can repeat from 1.
- F. Extra zeros are automatically inserted in the data stream where required to fulfill the requirement of 5 ones maximum in a row, except for flags or aborts.
- G. When SDLC mode is selected, Reset of the CRC generator is actually a preset to all 1's. The SDLC CRC code must be selected.

			RECEPTION	ormat		
FLAG	ADDRESS	DATA)	CRC	CRC	FLAG
01111110	8 BITS	"I"	FIELD	#1	#2	01111110

SDLC OPERATION, RECEIVER

- A. Data transfer beings with the first non-flag character received after at least one flag (01111110) has been received if Address Search Mode has not been enabled. If Address Search Mode is enabled, then a flag rollowed by either the programmed address or the global address (11111111) is required before data transfer will begin.
- 1. If interrupts are disabled, the presence of characters in the receive buffer can be detected by observing the Receive Character Available bit in Read Register 0.
- 2. If the "Interrupt on First Character Only" mode has been selected, this would normally be used to initiate a block transfer. If the length of the message is unknown, the "special condition" (End of Frame) interrupt may be used to exit the instruction or software loop. The "Reset Interrupt on first character" command (Command 4) must be issued before an interrupt for a following block's first character can be operated.
- 3. Flags are not transferred. The extra zeros inserted in transmission are automatically deleted.
- 4. Aborts are detected as 7 or more one's and cause a status interrupt (if enabled) with the Break/Abort bit set in Read Register 0. After the "Reset External/ Status Interrupts" command (Command 2) has been issued, a second interrupt will occur when the continuous one's condition has been cleared.
- B. In SDLC mode, control of the receive CRC generator is automatic. It is reset by the leading flag and CRC is calculated up to the final flag. The byte which has the "End-of-Frame" bit set is the byte which contains the result of the CRC check. If the CRC/Framing Error bit is not set, then the CRC indicates a valid message. A special check sequence is used for the SDLC check because of the preset to all one's. The final check must be 00011101000011111

C. Character length may be changed "on the fly." If address and control bytes are processed as 8-bit characters, the receiver may be switched to a smaller character length during the time that the first information character is being assembled. This change must be made quickly enough so that it is effective before the number of bits specified have been assembled, i.e., if the change is to be from the 8-bit control to a 7-bit information field character length, the change must be made before the first 7 bits of the I-field have been assembled.

Z 80-SIO

- D. If address search mode is not used, or if messages have multi-byte addresses, an unwanted message need not be completely read by the CPU. Once the determination has been made that the message is not needed, writing the "Enter Hunt Mode" bit will suspend receiption until another message headed by a flag has been received.
- E. When the trailing flag is received, an interrupt with a special vector is generated (if enabled). This signals that the byte with the "End of Frame" bit set has been received. In addition to the results of the CRC check. Read Register 1 has 3 bits of Residue Code valid at this time. For those cases in which the number of bits in the I-field is not an integral multiple of the character length used, these bits indicate the boundary between the CRC check bits and the I-field bits. For a detailed description of the meaning of these bits, see the description of the Residue Codes in Read Register 1.
- F. Parity checking may be used on data in the information field only if 5-7 bit characters are used and only if a halfduplex protocol is being used. (There are no separate controls for parity on the receiver and transmitter so parity cannot, for example, be simultaneously disabled for transmitting an 8-bit address and enabled for receiving a 5-bit I-field character).

SIO Programming

General

The Z80-SIO is a multi-function peripheral component specifically designed to satisfy a wide variety of serial data communications requirements in microcomputer systems. Its basic role is that of a serial to parallel, parallel to serial converter/controller but within that role it is configured by systems software programming so that its function or "personality" can be optimized for a given serial data communications application.

To program the Z80-SIO the systems software issues a series of commands that initialize the basic mode of operation desired and other commands to qualify conditions within the mode selected i.e. Stop Bits, Bits/Char, Sync Char etc. The command structure of the Z80-SIO is designed to take advantage of the powerful Z80 BLOCK I/O instruc-

tions to simplify programming, minimize overhead and optimize CPU interaction activities.

Each of the two channels of the Z80-SIO contain command registers that must be programmed via system software prior to functional operation. The channel select input (B/\overline{A}) and the control/data input (C/\overline{D}) are the command structure addressing controls, normally controlled by the address bus of the Z80 CPU.

C/\overline{D}	B/\overline{A}	Function
0	0	Channel A Data
0	1	Channel B Data
1	0	Channel A Commands/Status
-1 *	1	Channel B Commands/Status

Write Registers

The Z80-SIO contains eight (8) registers that are programmed (written into) by the system software to configure the functional personality of each channel. All Write Registers, with the exception of Write Register 0, require two bytes to be properly programmed. The first byte contains 3 bits which point to the selected register (D0-D2) the second byte is the actual control word that is being written that register to configure the SIO.


Write Register 0 is a special case. RESET (either internal command or external input) will initialize the SIO to Write Register 0. All basic commands (CMD2-CMD0) and CRC controls (CRC0, CRC1) can be accessed with a single byte using Write Register 0.

Contained in the first byte of any Write Register access are the basic commands (CMD2-CMD0) and the CRC controls (CRC0, CRC1) so that maximum system control and flexibility is maintained.

WRITE REGISTER 0




WRITE REGISTER 1




Write Registers (continued)

WRITE REGISTER 2



WRITE REGISTER 3

WRITE REGISTER 5




Z 80-SIO


WRITE REGISTER 4

D7 D6 D5 D4 D3 D2 D1 D0 PARITY ENABLE - PARITY EVEN/ODD SYNC MODES ENABLE **1 STOP BIT/CHARACTER** 1% STOP BITS/CHARACTER 2 STOP BITS/CHARACTER 8 BIT SYNC CHARACTER 16 BIT SYNC CHARACTER SDLC MODE (01111110 SYNC FLAG) EXTERNAL SYNC MODE X1 CLOCK MODE X16 CLOCK MOD X32 CLOCK MODE X64 CLOCK MOD

WRITE REGISTER 6




WRITE REGISTER 7



FOR SDLC IT MUST BE PROGRAMMED TO "01111110" FOR FLAG RECOGNITION





62

The real power in this type of command structure is

that the programmer has complete freedom after pointing to

the selected register of either Reading or Writing to initial-

ize or test that register. By designing software to initialize

the Z80-SIO in a modular, structured fashion, the program-


mer can use the powerful Z80 BLOCK I/O instructions to

significantly simplify and speed his software development

Read Registers

The Z80-SIO contains three (3) registers that can be read to obtain the status of each channel. Status information includes error conditions, interrupt vector, and standard communication interface protocol signals. To read the contents of a selected Read Register the system software must first write out to the SIO the byte containing pointer information (D0-D2) in exactly the same manner as a Write Register operation. Then by issuing a READ operation the contents of the addressed Read/Status Register can be read by the Z80-CPU.

READ REGISTER 0




READ REGISTER 2

D7	D6	D5	D4	D3	D2	D1	DO	
15			1 2					 1.1.1
1		34		Anto	_			

READ REGISTER 1

and debug.



Register Description

Each channel contains the following control registers, addressed as commands (not data): COMMAND 4 (Reset Receive Interrupt on First Receive Character.) If the "interrupt only on first

Write Register 0, a command register:

D7	D ₆	Ds	D4	D ₃	D ₂	D ₁	Do	
	CRC Reset Code	CMD	CMD	CMD	PNT	PNT	PNT	
1	0	2	1.	0	2	1	0	

$PNT_0 - PNT_2 (D_0 - D_2)$

These are pointer bits which tell the SIO into which register the following byte is to be written. The first byte written into each channel after a reset (either by command or with the external reset pin) will go to write register 0. The byte following a read or write to any register (not register 0) will be to register 0.

CMD₀ to CMD₂ (D₃-D₅)

These are commands:

Command CMD2 CMD1 CMD0

C	0	0	0	Null Command (no affect)
1	0	0	1	Send Abort (SDLC Mode)
2	0	1	0	Reset External/Status Interrupts
3	0	1	`1	Channel Reset
1	1	0	0	Reset Receive Interrupt on First Charact
5	1	0	- 1-	Reset Transmitter Interrupt Pending
,	1	1	0	Error Reset (latches)
	C 1.	1	1	Return from Interrupt (Channel A only)

COMMAND 0 (The null command) has no affect. It's normal use is to do nothing while setting the pointers for a following byte.

- COMMAND 1 (Send Abort) is used only with the SDLC mode to generate a sequence of 8 to 13 ones.
- COMMAND 2 (Reset External/Status Interrupts). After an external or status interrupt (indicating a change on a modem line or a break condition, for example) the status bits of Read Register 0 are latched. This command reenables them and and allows interrupts to occur. The latching allows capture of short pulses on the inputs until such time as the CPU can read the change.

COMMAND 3 (Channel Reset.) This command performs the same operation as an external reset, but only on a single channel. The Channel A Reset also resets the interrupt prioritization logic. All control registers must be rewritten after this command. After this command is written, four extra system (Φ) clock cycles should be allowed for the SIO reset time before any additional commands or controls are written into that channel of the SIO. 4 (Reset Receive Interrupt on First Receive Character.) If the "interrupt only on first receive character" mode of operation is programmed, it needs to be reactivated after each complete message is received, in preparation for the next message.

Z 80-SIO

- COMMAND 5 (Reset Transmitter Interrupt Pending.) The transmitter will interrupt when it becomes empty if the "interrupt every character" mode is selected. In those cases when there are no additional characters to be sent, issuing this command will prevent further transmitter interrupts (i.e. until after the next character has been loaded into the transmitter.)
- **COMMAND 6** (Error Reset, Latches.) Parity and overrun errors are latched in Read Register 1 until reset with this command. This allows errors occuring in block transfers to be examined only at the end of the block.
- COMMAND 7 (Return from Interrupt.) This command (which must be issued in Channel A) is interpreted by the SIO in exactly the same way as it would interpret an RETI Command on the data bus, i.e. it would reset the Interrupt Under Service latch of the internal device (receiver, transmitter, etc.) under service and thus, by means of the daisy chain, allow lower priority devices to interrupt. The internal daisy chain may be used even in systems with no external daisy chain and no RETI Command by use of this command.

CRC RESET CODE 0 (D_6) and CRC RESET CODE 1 (D_7)

Together, these bits specify three reset modes.

CRC Reset Code 1 CRC Reset Code 0

0	0	Null Code (no affect)
0	1/	Reset Receive CRC Checker
1 00 000	0	Reset Transmit CRC Generator
1.	1	Reset CRC/SYNCS Sent Sending late

Register Description (continued)

WRITE REGISTER 1 contains the control bits for the W/READY on R/T (D₅) various interrupt and WAIT/READY modes.

D-	D ₆	D ₅	D4	D ₃	D ₂	D ₁	Do
Wait	ReadyFN	W Ready	Receive	Receive	Status	Trans	Ext
Read		On	interrupt	Interrupt	Affects	Interrupt	Interrupts
Enabl		R T	Mode I	Mode 0	Vector	Enable	Enable

EXT INT ENABLE (Do)

External Interrupt Enable, allows interrupts to occur as a result of transitions on the DCD, CTS or SYNC lines or as a result of a Break Condition or the beginning of sending CRC or sync characters.

TRANS INT ENABLE (D1)

Transmitter Interrupt Enable. If enabled, interrupts will occur whenever the transmitter buffer becomes empty.

STATUS AFFECTS VECTOR (D₂)

If this mode is selected, the vector returned from an interrupt acknowledge cycle will be variable according to the following:

	V ₃	V ₂	V1	
	ſO	0	0	Ch B Transmit Buffer Empty
	0	0	1-	Ch B External/Status Change
Ch B	0	1	0	Ch B Receive Character Available
	lo	T	1	Ch B Special Receive Condition
	11	0	0	Ch A Transmit Buffer Empty
	1	0	T	Ch A External/Status Change
Ch A	11-	1	0	Ch A Receive Character Available
	11	1	1	Ch A Special Receive Condition

If this bit is 0, the fixed vector programmed in the vector register is returned

REC INT MODE 0 (D₃), **REC INT MODE 1** (D₄)

Receive Interrupt Mode 0 and Receive Interrupt Mode 1 together specify the various character available conditions:

0 0 0 Receiver interrupts disable	
1 0 I Receive interrupt on first	ed
only error	characte
2 I 0 Interrupt on all Receive C Parity/affects Vector	Tharacter
3 1 1 I Interrupt on all Receive C Parity error does not affe	

When the W/Ready line is enabled, this bit selects whether it will be active when the receiver is empty (bit=1) or when the transmit buffer is full (bit=0).

READY FN/WAIT FN (D₆)

When used with the CPU as a Wait line, this bit should be programmed "0". When used with a DMA as a Ready line. it must be programmed "1". The Ready function can occur any time, regardless of whether the SIO is addressed or not. The Wait function is active only if the CPU attempts to read SIO data that has not yet been received, as would frequently occur if block transfer instructions are used with the SIO, or tries to write data while the transmit buffer is still full.

Also, as a Wait function, the output is open drain and occurs from the negative edge of Φ . As a Ready function, it is actively driven high and occurs from the positive edge of Φ

WAIT/READY ENABL (D₇)

The Wait/Ready pin will remain high (Ready mode) or floating (Wait mode) until this bit is programmed to one.

WRITE REGISTER 2

Write Register 2 is the interrupt vector register and it exists only in Channel B. V₄-V₇ and V₀ are always returned exactly as written. V1-V3 are returned as written if the "Status Affects Vector", Control bit is "0".

WRITE REGISTER 3

Write register 3 contains control bits for some of the receiver logic.

D_7	D ₆	D ₅	D4	D ₃	D_2	D ₁	Do	
RCVR Bits	RCVR Bits	Auto	Enter Hunt	RECVR	Address Search	Sync Char Load	Receiver	
Char 0	Char 1	Enables	Mode	Enabl	Mode	Inhibit	Enabl	

RECEIVER ENABLE (D₀)

A "1" programmed here allows receiver operations to begin.

SYNC CHAR LOAD INHIBIT (D1)

Sync characters preceding a message will not be loaded into the receiver buffers if this option is selected. The CRC calculation is not stopped by the sync character being stripped.

ADDRESS SEARCH MODE (D2)

If the SDLC mode is selected, this mode will cause messages with addresses not matching the programmed address or the global (11111111) address to be rejected, i.e., no interrupts occur unless an address match occurs if this mode is selected.

RECVR CRC ENABLE (D₃)

Receiver CRC Enable. If this bit is set, a calculation of CRC begins (or restarts) at the start of the last character transferred from the receive register to the buffer stack regardless of the number of characters in the stack.

ENTER HUNT MODE (D4)

If character synchronization is lost for any reason, or if in SDLC mode, it is determined that the contents of an incoming message are not needed, Hunt mode may be reentered by writing a "1" to this bit.

AUTO ENABLES (D₅)

If this mode is selected, the DCD and CTS inputs are receiver and transmitter enables, respectively. If the mode is not selected, DCD and CTS are only inputs to their corres- SYNC MODES 0 (D4), SYNC MODES (D5) ponding bits in Read Register 0.

RCVR BITS/CHAR 1 (D6), RCVR BITS/CHAR 0 (D7)

These bits together determine the number of serial receive bits that will be assembled to form a character.

These bits may be changed during the time that a character is being assembled, if it is done before the number of bits currently programmed is reached.

	D ₆	D ₇	
eceiver	Bits/Character 1	Receiver Bits/character 0	Bits/Character
	0	0	5
	0		6
	-1	0	7
	1	1. Sec. 1. Sec. 1.	8

WRITE REGISTER 4

P

Write Register 4 contains control bits affecting both the receiver and transmitter.

								0	0	Data Rate $X I = CI$
D7	D ₆	D ₅	D4	D ₃	D ₂	D1	Do	0	N. P. D.	Data Rate X16 = Cl
Clock	Clock	Sync	Sync	Stop	Stop	Parity		1	0	Data Rate X32 = Clo
Rate	Rate 0	Modes	Modes 0	Bits	Bits 0	Even Odd	Parity	1	1.1	Data Rate X64 = Cl

PARITY (D₀)

If this bit is set, an additional bit position (in addition to those specified in the bits/character control) is added to transmitted data and is expected in receive data.

PARITY EVEN/ODD (D1)

If parity is specified, this bit determines whether it is sent or checked as even or odd parity.

STOP BITS 0 (D₂), STOP BITS 1 (D₃)

These bits determine the number of stop bits added to each asynchronous character sent. The receiver always checks for one stop bit.

The special (00) mode is used to signify that a synchronous mode is to be selected.

Bits 1	D ₂ Stop Bits 0	
0	0	Sync Modes
0	1	1 Stop Bit Per Character
1	0	11/2 Stop Bits Per Character
1	1	2 Stop Bits Per Character

These select the various options for character synchronization

Sync Mode 1	Sync Mode 0	
0	0	8-bit programmed sync
0	Ĩ	16-bit programmed sync
1	0	SDLC Mode (01111110 sync patter
1	1	External Sync Mode

CLOCK RATE 0 (D₆), CLOCK RATE 1 (D₇)

Specifies the multiplier between clock and data rates. For synchronous modes X1 must be specified. Any rate may be specified for the asynchronous modes. The same multiplier is used for both the receiver and transmitter.

In all modes, the system clock (Φ) must be at least 4.5 X the data rate. If the X1 clock rate is selected, bit synchronization must be accomplished externally.

ii the	Clock Rate 1	Clock Rate 0		
	0	0	Data Rate X 1 = Clock Rate	
0	0	STOR DE ST	Data Rate X16 = Clock Rate	
	1	0	Data Rate X32 = Clock Rate	
rity	The second	1.1	Data Rate X64 = Clock Rate	

Z 80-SI0

Register Description (continued)

WRITE REGISTER 5

Write Register 5 contains mostly control bits affecting the transmitter.

D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do
DTR	Transmit Bits/ Char 0	Transmit Bits/ Char 1	Send Break	Transmit Enable	SDLC/ CRC16	RTS	Transmi CRC Enable

TRANSMIT CRC ENABLE (D₀)

This bit determines whether CRC is to be calculated on any particular send character. If set at the time of loading the character from the transmit buffer to the transmit shift register, CRC will be calculated on the character. CRC will not be automatically sent unless this bit is set when the transmitter is completely empty.

RTS (D_1)

Request to Send is the control bit for the RTS pin. When the RTS bit is set, the RTS goes active (low). When the bit is reset (to 0), the RTS pin will go inactive (high) only after the transmitter is empty.

SDLC/CRC/16 (D₂)

This bit selects the CRC code used by both the transmitter and the receiver. When set, the SDLC polynomial X^{16} + $X^{12} + X^5 + 1$ is used. (In SDLC mode, the registers are preset to "all I's" and a special check sequence is used.) When set, the CRC-16 polynomial $X^{16} + X^{15} + X^2 + 1$ is used.

TRANSMIT ENABLE (D₃)

Data will not be transmitted and the TxD pin will be held marking (high) until this bit is set. Data or Sync characters in the process of being transmitted will be completely sent if the transmit enable bit is reset after transmission has started. CRC characters will not be completely sent if the transmitter is disabled during the sending of a CRC character.

SEND BREAK (D₄)

When set, this bit directly forces the TxD pin spacing, regardless of any data being transmitted. When reset, the TxD pin is released.

TRANSMIT BITS/CHAR 0 (Ds), TRANSMIT BITS/ CHAR 1 (D_6)

These bits together control the number of bits that will be sent from each byte transferred to the transmit buffer.

Transmit	Bits/Cha	racter Trai	smit Bits/Characte	r 0 Bits, Character
	0		0	5 or less
	0		1	6
	1		0	7
	4 I		1 -	8

Bits to be sent are assumed to be right justified. Low order bits (D₀) are sent first. The "5 or less" mode allows transmission of 1 to 5 bits in a character.

D7	D ₆	D_5	D4	D ₃	D_2	D_1	Do	
1	1	1	1	0	0	0	D	Sends one bit
1	1	1	0	0	0	D	D	Sends two bits
1	T.	0	0	0	D	D	D	Sends three bits
1	0	0	0	D	D	D	D	Sends four bits
0	0	0	D	D	D	D	D	Sends five bits

DTR (D_7)

Data Terminal Ready is the control bit for the DTR pin. When set, $\overline{\text{DTR}}$ is active (low). When reset (0) $\overline{\text{DTR}}$ is inactive (high).

WRITE REGISTER 6

This register contains the first 8 bits of a BiSync sequence. It must be programmed with the check address (if used) in SDLC mode, and must contain the sync character in the 8-bit sync mode. It is not used in the external sync mode.

WRITE REGISTER 7

This register contains the second byte of a 16-bit synchronization sequence, or the 8-bit sync character. For SDLC mode, it must be programmed to 01111110. It is not used in the external sync mode.

Da D₆ D₅ D₄ D₃ D₂ Dı Do SYN15 SYN14 SYN13 SYN12 SYN11 SYN10 SYN9 SYN8

READ REGISTER 0

This is the register read if the register pointers are (000).

D7	D ₆	D ₅	D4	D ₃	D_2	D ₁	D ₀	
Break, Abort	Sending CRC Syncs	CTS	Sync/ Hunt	DCD	Transmit Buffer Empty		Receive Character Available	

RECEIVE CHARACTER AVAILABLE (D₀)

This bit is set when at least one character is available in the receive buffers.

INTERRUPT PENDING (D₁)

Any interrupt condition present in the entire SIO will cause this bit to be set, but it is present only in Channel A and is ' register. always 0 in Channel B.

TRANSMIT BUFFER EMPTY (D_2)

The Transmit Buffer Empty bit is set whenever the transmit buffer is empty, except when a CRC character is being sent in a synchronous mode.

DCD (D_3)

Shows the state of the DCD pin at the time of the last change of any of the five "external/status" bits. (DCD, CTS, SYNC/HUNT, BREAK/ABORT or SENDING CRC/SYNCS.) To get the current state of the DCD pin, this bit must be read immediately following a "Reset External/Status Interrupts" command. (Command 2.)

SYNC/HUNT (D₄)

In asynchronous modes, this bit is similar to the DCD and the CTS bits, except that it shows the state of the SYNC pin. In synchronous modes, this bit is reset when character synchronization is achieved and is set by writing the "Enter Hunt Mode" bit. Unlike the external pin, the bit remains is set do these codes have meaning. reset until set by the "Enter Hunt Mode" bit.

CTS (D_5)

This bit is similar to the DCD bit, except that it shows the state of the CTS pin.

BREAK/ABORT (D₆)

In asynchronous modes, this bit is set when a "break" is detected. After the inputs have been re-enabled (by the "Reset External/Status Interrupts" command, Command 2), the bit will be reset when the break stops. If "External, Status" interrupts are enabled, these changes of state cause interrupts. In SDLC mode, this bit is set by the detection of an abort sequence (7 or more 1's). It is not used in other synchronous modes.

SENDING CRC/SYNCS (D_{τ})

In synchronous modes, CRC is automatically sent when the transmitter is empty for the first time in a message. Interrupts are generated (if enabled) when this bit is set, but not when reset. If this bit is set and the TRANSMIT BUFFER EMPTY bit is not set, then the CRC character is being sent. TRANSMIT BUFFER EMPTY and SEND-ING CRC/SYNCS both set imply that SYNC characters are being sent.

READ REGISTER 1

This register is read when the register pointers are (001). The pointers automatically reset to (000) after a read from this

D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀	
Frame	CRC Framing Error	Receiver Overrun Error	Parity Error		Residue Code 1		All Sent	

ALL SENT (D₀)

In asynchronous modes, this bit is set when all characters have completely cleared the transmitter. Transitions of this bit do not cause interrupts. It is always set in synchronous modes.

RESIDUE CODE 0 (D₁)-RESIDUE CODE 2 (D₃)

These three bits indicate the length of the I-field in the SDLC mode in those cases where the I-field is not an integral multiple of the character length used. Only on the transfer on which the END OF FRAME (SDLC) bit

For a receiver setting of eight bits per character, the codes signify the following:

e	Residue Code 2	Residue Code 1	Residue Code 0	I-Field Bits In Previous Byte	I-Field Bits In Second Previous Byte
	1	0	0	0	3
	0	1	0	0	4
	1	1	0	0	5
	0	- 0	1	0	6
S	1	0	1	0	7
e	0	1	1	0	8
d	1	1	1	1	8
1	0	0	0 /	2	8
e of					

I-Field bits are right-justified in all cases.

Register Description (continued)

If a receive character length different from eight bits is used for the I-field, a table similar to the above may be constructed for each different character length. For no residue, i.e., the last character boundary coincides with the boundary of the I-Field and CRC Field, the Residue Code will always be:

Residue Code 2	Residue Code 1	Residue Code 0
1	0	1.00

PARITY ERROR (D₄)

When parity is enabled, this bit is set for those characters whose parity does not match the sense programmed. The bit is latched so that once an error occurs, the bit remains set until the Error Reset command, Command 6, is given.

RECEIVER OVERRUN ERROR (D₅)

This indicates that more than four characters have been received without a read from the CPU. Only the character that has been written over is flagged with this error, but when this character is read, the error condition is latched until reset by the Error Reset Command, Command 6. If "Status Affects Vector" is enabled, the character that has been overrun will interrupt with the "Special Receive Condition" vector.

CRC/FRAMING ERROR (D₆)

If a framing error occurs (in asynchronous modes), this bit is set (and not latched) only for the character on which it occurred. Detection of a framing error adds an additional $\frac{1}{2}$ bit time to the character time so that the framing error will not also be interpreted as a new start bit. In synchronous modes, this bit indicates the result of comparing the CRC checker to the appropriate check value.

END OF FRAME (SDLC) (D7)

In SDLC mode, this bit indicates that a valid ending flag has been received and that the CRC error and residue codes are valid.

READ REGISTER 2

This register contains the interrupt vector as written into Write Register 2 if the "Status Affects Vector" control bit is not set. If that control bit is set, it contains the interrupt vector as it would be returned were an interrupt from the SIO to be processed exactly at the time of the read. If no interrupts are pending, $V_1 = 0$, $V_2 = 1$, $V_1 = 1$ and other bits are as programmed. The register may be read only through Channel B.

D7 D4 D D5 D₃ Da D1 Do V7 V₆ V5 V4 V3 V₂ V₀ V₁ Variable if "Status Affects Vector" is enabled

Register Description (continued)

Z80-SIO COMMAND STRUCTURE

C/	-	RD	WR	D7	D6	D5	D4	D3	D2	D1	DO
		RD	wn j		06	05	04	03	02	01	D0
		i in	0			1/	1	T	1 1	1	1
· -		1	<u></u>	CRC 1	CRC 0	CMD 2	CMD 1	CMD 0	0	0	0
1		1	0	CRC 1	CRC 0	CMD 2	CMD 1	CMD 0	0	0	0
1		0	1	Break/Abort	Sendg CRC/SYNC	стѕ	SYNC/HUNT	DCD	TxBuffer EMPTY	INT Pending (CH-A Only)	RxChar Avail
1											
,	1	1	0	CRC 1	CRC 0	CMD 2	CMD 1	CMD 0	0	0	⁶ 1
1	10	1	0	Wait/RDY EN	WaitFN/RDYFN	Wait/RDYon R/T	RxINT Mode 1	RxINT Mode 0	Status Effects V (CH-B Only)	TxINT EN	EXT INT EN
1		0	1	Endo FrameSDLC	CRC FrameError	RxOVRN Error	Parity Error	Res. Code 2	Res.Code 1	Res. Code 0	All Sent
1		1	o	CRC 1	CRC 0	CMD 2	CMD 1	CMD 0	0	1	0
1		1	0	V7	V6	V5	V4	V3.	V2	V1	vo
1		0	1	V7	V6	V5	V4	V3	V2	V1	vo
2		1	Rend	P. S. S.				1			The state
				1.120.131	1.1.1.1.5						
1		1	0	CRC 1	CRC 0	CMD 2	CMD 1	CMD 0	0	1	1
1		1	0	RxBits/Char 0	RxBits/Char 1	Auto Enables	Enter Hunt Mode	R×CRC EN	Addrss Search Md	Sync Char LD INH	R×EN
		6	1								
							r		1	1	
1		1	0	CRC 1	CRC 0	CMD 2	CMD 1	CMD 0	1	0	0
1		1	0	Clock Rate 1	Clock Rate 0	Sync Mode 1	Sync Mode 0	Stop Bits 1	Stop Bits 0	Parity Even/Odd	Parity
		1	0	CRC 1	CRC 0	CHID 2		0110.0			
<u>_</u>		Sec.	the state			CMD 2	CMD 1	CMD 0	1	0	1
1		1	0	DTR	TxBits/Char 0	TxBits/Char 1	Send BREAK	TxEN	SDLC/CRC-16	RTS	TxCRC EN
1		1	0	CRC 1	CRC 0	CMD 2	CMD 1	CMD 0	1	1	0
-		10	0	SYNC/SDLC 7	SYNC/SDLC 6	SYNC/SDLC 5	SYNC/SDLC 4	SYNC/SDLC 3	SYNC/SDLC 2	SYNC/SDLC 1	SYNC/SDLC 0
-	12	-	100		5. NO/5020 8	5.146/3020 5	011WC/301C 4		STNC/SDLC Z	STNC/SDLC T	STINC/SDEC 0
1		1	0	CRC 1	CRC 0	CMD 2	CMD 1	CMD 0	1	1	1
1		1	0	SYNC/SDLC 15	SYNC/SDLC 14	SYNC/SDLC 13	SYNC/SDLC 12	SYNC/SDLC 11	SYNC/SDLC 10	SYNC/SDLC 9	SYNC/SDLC 8

Z 80-SI0

Programming Example

A typical start-up routine following an internal or external reset, would be as follows:

B/\overline{A}	C/\overline{D}	RD	D ₇	D ₆	D ₅	D4	D ₃	D_2	D	D ₀	COMMENTS
1	1	1	0	0	0	0	0	0	1	0	Pointer set to Register 2B
1	1	1 8	V7	V ₆	V5	V_4	V3	V ₂	V ₁	Vo	Interrupt Vector loaded
1	1	1	0	0	0	0	0	1	0	• 0	Pointer set to Write Register 4B
1	1.	1	Ó	1	х	х	0	1	1	1	Even parity, 1 stop bit, X16 clock, asynchro- nous mode selected
- 1	1	1	0	0	0	0	0	1	0	1	Pointer set to Write Register 5B
1	1.	1	0	1	0	0	1	0	1	0	7 bits/transmit character, transmitter enabled
1	1	1	0	0	0	0	0	0	1	1	Pointer set to Write Register 3B
1	1	Г	0	1	1	0	0	0	0	1	7 bits/receive character, DCD and CTS enable Receiver and Transmitter, Receiver enabled
1	1	1	0	0	0	0	0	0	0	1	Pointer set to Register 1B
1	1	1 +	0	0	0	1	0	1	1	1	Interrupt on every character, status affects Vector external/status interrupts enabled

Channel B is now setup to send and receive asynchronous data.

Setup for Channel A follows:

0	1	1	0	0	0	0	0	1	0	0	Pointer set to Write Register 4A
0	1	1	0	0	1	0	0	0	0	0	SDLC mode and X1 clock selected, no parity

Programming Example

B/A	C/\overline{D}	RD	D ₇	D ₆	D ₅	D_4	D_3	D_2	D	D_0
0	1	1	0	1	0	0	0	1	1	0
0	1	1	AD ₇	AD ₆	AD ₅	AD4	AD ₃	AD_2	AD_1	AD_0
0	1	1	1	0	0	0	0	2 1	1	1
0	1	1	0	1	1	1	1	1	1	0
0	1	1	0	0	0	0	0	0	0	1
0	1	1	0	0	0	1	0	1	1	1
0	1	1	0	0	0	1	0	1	0	. 1
0	T	1	1	1	1	0	1	0	0	0
0	61	1	0	0	0	0	0	0	1	1
0	1	1	1	1	1	0	1	1	0	1

Channel A is now programmed for SDLC transfers.

0	0	1	D	D	D	D	D	D	D	D	Address by
0	0	1	D	D	D	D	D	D	D	D	Address or
0	1	1	1 -	1	0	0	0	0	0	0	Reset CR
											pointer to


,	COMMENTS
	Pointer set to Write Register 6A, Reset Receive CRC Checker
)0	SDLC message address entered
	Pointer set to Write Register 7A, Reset Trans- mit CRC generator
	SDLC Flag entered
	Pointer set to Register 1A
	Interrupt every character, status affects vector, external/status interrupts enabled
	Pointer set to Write Register 5A, Reset External/Status Interrupts
	SDLC CRC Code selected, 8 bits/transmit character, CRC and transmitter enabled
	Pointer set to Write Register 3A
	8 bits/receive character, DCD and CTS enable receiver and transmitter, receiver is enabled, SIO searches for programmed

yte to be sent by Ch. A


address

control byte to be sent by Ch. A RC/SYNCS SENT/SENDING, register 0, so CRC can be automatically sent at end of message

A.C. Timing Diagram



A.C. Timing Diagram (continued)



Ф СЕ, В/ <u>А</u>	$t_c(\Phi)$					
	CATT	Clock Period	400		nsec	Per la la la
	tw(ΦH)	Clock Pulse Width, Clock High	170	2000	nsec	
	tw(ΦL)	Clock Pulse Width, Clock Low	170	2000	nsec	
	triti	Clock Rise and Fall Times Control Signal hold time from Rising Edge of Φ	-0- -0-	30	nsec	NOTE I
C D.IORQ	t _H (CS) t _s (CS)	Control Signal rold time from Rising Edge of Φ	160		insec	NOTE
	$t_{DR}(D)$ $t_{S}\Phi(D)$	Data Output Delay from Rising Edge of Φ during Read Cycle Data Setup Time to Rising Edge of Φ during Write Cycle or M1 Cycle	50	480	nsec nsec	
	t _H Φ(D)	Data Hold Time from Rising Edge of Φ during Write Cycle or M1 Cycle	-0-	- 5	nsec	
Du-D:	tpi(D) -	Data Output Delay from Falling Edge of IORQ during INTA Cycle		340	nsec	
	$t_{\rm LIM}(D)$	Delay to Floating Bus from Rising Edge of IORQ during INTA Cycle		230	nsec	
	$t_{IR}(D)$	Delay to Floating Bus from Rising Edge of RD during Read Cycle		230	nsec	
	t _{1.1} (D)	Delay to Floating Bus from Falling Edge of IEI during INTA Cycle		230	nsec	<u> </u>
IEO	$t_{\rm DL}(10)$	IEO Delay Time from Falling Edge of IEI		200	nsec	
	t _{DH} (1O)	IEO Delay Time from Rising Edge of IEI		200	nsec	
	t _D Φ(IO)	1EO Delay Time from Falling Edge of M1 (when interrupt occurs just prior to M1)		300	nsec	
a the second second	t _{sw} Φ(M1)	MI Setup Time to Rising Edge of Φ during Read or Write Cycle	210		nsec	To area
MI	t _{sR} Ф(M1)	M1 Setup Time to Rising Edge of Φ during INTA or M1 Cycle	210	A near 12	nsec	
h a strategy	$t_{\rm H} \Phi({\rm M1})$	M1 Hold Time from Rising Edge of Φ	-0-	199	nsec	
RD	tswΦ(RD)	RD Setup Time to Rising Edge of Φ during Write or INTA Cycle	240		nsec	
	$t_{\rm H} \Phi({\rm RD})$	RD Hold Time from Rising Edge of Φ during INTA Cycle	-0-	A State	nsec	
	$t_{sR}\Phi(RD)$	RD Setup Time to Rising Edge of Φ during Read or M1 Cycle	240	1.1.1	nsec	
Naist	t _{HW} Φ(RD)	RD Hold Time from Rising Edge of Φ during Write Cycle	-0-	1	nsec	
1.5 J. 4 G	t _{HM} Φ(RD)	RD Hold Time from Rising Edge of Φ during M1 Cycle	-0-		nsec	1 - 2 - 6
INT	tors(IT)	INT Delay Time from center of Receive Data Bit	10 5	13	ΦPeriods ΦPeriods	
	$t_{DTS}(TT) = t_D \Phi(TT)$	INT Delay Time from center of Transmit Data Bit INT Delay Time from Rising Edge of Φ		200	nsec	
		WAIT/READY Delay Time from IORQ or CE in WAIT Mode		180	nsec	Strates and
WAIT; READY	$t_D H \Phi(W/R)$	WAIT READY Delay time from folic of CE in WAIT whole WAIT/READY Delay Time from Falling Edge of Φ , WAIT/READY hIGH, WAIT Mode		150	nsec	
	$t_D R x(W/R)$	WAIT/READY Delay Time from center of Receive Data Bit, Ready Mode	- 10	13	ΦPeriods	
	$t_D Tx(W/R)$	WAIT/READY Delay Time from center of Transmit Data bit, Ready Mode	5	9	ΦPeriods	
	$t_D L \Phi(W/R)$	WAIT/READY Delay from Rising Edge of Φ, WAIT/READY, Low, Ready Mode		120	nsec	
CTSA, CTSB	Sec. Com					
DCDA, DCDB,	tw(PH)	Minimum High Pulse Width for latching states into register and	200		nsec	
SYNCA, SYNCE	tw(PL)	generating interrupt Minimum Low Pulse Width for latching state into register and	200	1	nsec	
		generating interrupt				
SYNCA, SYNCE		Sync Pulse Delay Time from Center of Receive Data Bit, Output Modes	4	7	Φ Periods	
	$t_{st}(SY)$	Sync Pulse Setup Time to Rising Edge of RxC, External Sync Mode	100	1.1.1	nsec	
	t _w (SY)	Sync Pulse Width to Start Character Assembly	1	1.0	RxC Period	
	t _c (TxC)	Transmit Clock Period	400	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	nsec	the second
TxCA,TxCB	tw(TCH)	Transmit Clock Pulse Width, Clock High	180	~	nsec	NOTE 2
No. Contraction	tw(TCL)	Transmit Clock Pulse Width, Clock Low	180	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	122 213	
TxDA,TxDB	t _D (TxD)	TxD Output Delay from Falling Edge of TxC (1x Clock Mode)		400	nsec	Ball State
RxCA, RxCB	te(RxC)	Receive Clock Period	400	~	nsec	
	tw(RCH) tw(RCL)	Receive Clock Pulse Width, Clock High Receive Clock Pulse Width, Clock Low	180 180	×	nsec nsec	NOTE 3

NOTE 1: If WAIT is to be used, \overrightarrow{CE} , \overrightarrow{IORQ} , C/\overrightarrow{D} and $\overrightarrow{M1}$ must be valid for as long as WAIT condition is to persist. NOTE 2: In all modes, maximum data rate must be less than $\frac{1}{15}$ of system clock (Φ) rate. NOTE 3: The RESET signal must be active a minimum of one complete Φ cycle.

Z 80-SI0

Absolute Maximum Ratings

Temperature Under Bias	Specified operating range
Storage Temperature	-65°C to +150°C
Voltage On Any Pin with Respect to Ground	-0.3V to +7V
Power Dissipation	1.5W

* Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics


 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3		0.40	V	and the production
VINC	Clock Input High Voltage	$V_{cc}-0.2^{(1)}$		V _{CC}	V.	Sand States
VIL	Input Low Voltage	-0.3		0.8	V	
VIII	Input High Voltage	2	21676	Vcc	V	
Voi.	Output Low Voltage	$ \theta_{i} = \theta_{i} $		0.4	V	$l_{OL} = 1.8 \text{ mA}$
Von	Output High Voltage	2.4		125	v	$I_{OH} = -250 \mu A$
Vcc	Power Supply Current			140	mA	$t_c = 400$ nsec
In	Input Leakage Current			10	μA	$A_{IN} = 0$ to V_{cc}
I _{LOH}	Tri-State Output Leakage Current in Float	1.3	8	10	μA	$V_{\rm OU1} = 2.4$ to $V_{\rm CO}$
ILOI.	Tri-State Output Leakage Current in Float	123.17		-10	μA	$V_{\rm OUT}=0.4V$
ILD	Data Bus Leakage Current in Input Mode	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		±10	μA	$0 \leqslant V_{1N} \leqslant V_{CC}$


Note 1: An external clock pull-up resistor of (330Ω) will meet both the AC and DC clock requirements.

Capacitance

 $T_{A} = 25^{\circ}C, f = 1 \text{ MHz}$



Load Circuit for Output



Package Configuration


D1 -	- 1	U	40	-	- D ₀	
D3 -	> 2		39		D2	
D5 -	- 3		38	-	- D4	
D7 -	- 4		37		- D ₆	
	5		36	-	- IORQ	
IEI	- 6		35	-	- ĈĒ	
IEO 🔫	7		34	-	B/Ā	
M1	- 8		33	-	_ C/D	
(+5) V _{DD}	9		32	4	RD	
W/RDYA	10	Z80-SIO	31		GND (OV	
SYNCA	- 11		30	-	W/RDYB	
R _x DA	12		29		SYNCB	
RxCA	> 13		28	-	- R _X DB	
TxCA	> 14		27	-	- RXTXCB	RXCB
TxDA	15		26		T X DB	- T _X CB
	16		25	,	DTRB	- T _X DB
RTSA	17		24		RTSB	
CTSA	18		23	-	CTSB	1
DCDA	▶ 19		22	-	DCDB	BONDING
CLOCK) Ø	20		21	-	RESET	

ORDERING NUMBERS:


Z80-SIOD1for dual in-line ceramic slam packageZ80-SIOB1for dual in-line plastic package

MECHANICAL DATA (dimensions in mm)

40-PIN CERAMIC DUAL IN-LINE SLAM PACKAGE







Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor for an infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-ATES. This publication supersedes and substitutes all information previously supplied.

> SGS – ATES GROUP OF COMPANIES Italy – France – Germany – Singapore – Sweden – United Kingdom – U.S.A. Printed in Italy by permission of Zilog Inc.

SGS-ATES GROUP OF COMPANIES

INTERNATIONAL HEADQUARTERS

SGS-ATES Componenti Elettronici SpA Via C. Olivetti 2 - 20041 Agrate Brianza - Italy Tel.: 039-650341÷4/650441÷5/650841÷5 Telex: 36141-36131

BENELUX

SGS-ATES Componenti Elettronici SpA Benelux Sales Office -B-1180 Bruxelles Winston Churchill Avenue, 122 Tel.: 02-3432439 Telex: 24149 B

DENMARK

SGS-ATES Scandinavia AB Sales Office: **2730 Herlev** Marielundvej 46D Tel.: 02-948533 Telex: 35280

FRANCE

SGS-ATES France S.A. 75643 Paris Cedex 13 Résidence "Le Palatino" 17, Avenue de Choisy Tel.: 5842730 Telex: 021-25938

GERMANY SGS-ATES Deutschland Halbleiter **Bauelemente GmbH** 8018 Grafing bei München Haidling 17 Tel.: 08092-691 Telex: 032-527370 Sales Offices: 1000 Berlin 20 Gatower Strasse 185 Tel.: 030-3622031 Telex: 01 85418 3000 Hannover 1 Lange Laube 19 Tel.: 0511-17522/3 Telex: 09 23195 8000 München 40 Gernotstrasse 10 Tel.: 089-304270/304485 Telex: 05 215784 8500 Nurnberg 15 Parsifalstrasse 10 Tel.: 0911-40645 7000 Stuttgart 80 Kalifenweg 45 Tel.: 0711-713091/2 Telex: 07 255545

ITALY SGS-ATES Componenti Elettronici SpA Sales Offices: 50127 Firenze Via Giovanni Del Pian Dei Carpini 96/1 Tel.: 055-4377763 20149 Milano Via Correggio 1/3 Tel.: 02-4695651 00199 Roma Piazza Gondar 11 Tel.: 06-8392848/8312777 10134 Torino Via La Loggia 51/7 Tel.: 011-634572

NORWAY

SGS-ATES Scandinavia AB Sales Office: **Oslo 9** Haavard Martinsens Vei 19 Tel.: 10 60 50 Telex: 11796

SINGAPORE

SGS-ATES Singapore (Pte) Ltd. Singapore 12 Lorong 4 & 6 - Toa Payoh Tel.: 531411 Telex: ESGIES RS 21412

SWEDEN

SGS-ATES Scandinavia AB 19501 Märsta Tingvallavaegen 9J Tel.: 0760-40120 Telex: 042-10932

UNITED KINGDOM SGS-ATES (United Kingdom) Ltd. Aylesbury, Bucks Planar House, Walton Street Tel.: 0296-5977 Telex: 041-83245

